| QNational Semiconductor |  |
| :---: | :---: |
| LMD18245 |  |
| 3A，55V DMOS Full－Bridge Motor Driver |  |
| General Description | Features |
| The LMD18245 full－bridge power amplifier incorporates all the circuit blocks required to drive and control current in a brushed type DC motor or one phase of a bipolar stepper motor．The multi－technology process used to build the device combines bipolar and CMOS control and protection circuitry ture．The LMD18245 controls the motor current via a fixed off－time chopper technique． | DMOS power stage rated at 55 V and 3 A continuous <br> －Low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of typically $0.3 \Omega$ per power switch <br> －Internal clamp diodes <br> －Low－loss current sensing method <br> －Digital or analog control of motor current <br> －TTL and CMOS compatible inputs <br> －Thermal shutdown（outputs off）at $\mathrm{T}_{\mathrm{J}}=155^{\circ} \mathrm{C}$ <br> －Overcurrent protection |
| An all DMOS H－bridge power stage delivers continuous out－ put currents up to 3 A （ 6 A peak）at supply voltages up to 55 V ． The DMOS power switches feature low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON} \text { ）}}$ for high ef－ | －Overcurrent protection <br> － 15 －lead TO－220 molded power package |
| eliminates the discrete diodes typically required to clamp bi－ polar power stages． | Applications <br> －Full，half and microstep stepper motor drives |
| An innovative current sensing method eliminates the power loss associated with a sense resistor in series with the motor． | －Stepper motor and brushed DC motor servo drives <br> －Automated factory，medical and office equipment |
| A four－bit digital－to－analog converter（DAC）provides a digital path for controlling the motor current，and，by extension，sim－ plifies implementation of full，half and microstep stepper mo－ tor drives．For higher resolution applications，an external DAC can be used． |  |

Functional Block and Connection Diagram（15－Lead TO－220 Molded Power Package（T））


Order Number LMD18245T
See NS Package Number TA15A
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
DC Voltage at:

$$
\text { OUT } 1, \mathrm{~V}_{\mathrm{CC}} \text {, and OUT } 2+60 \mathrm{~V}
$$

COMP OUT, RC, M4, M3, M2, M1, BRAKE, +12V
DIRECTION, CS OUT, and DAC REF
DC Voltage PGND to SGND $\pm 400 \mathrm{mV}$
Continuous Load Current 3A
Peak Load Current (Note 2) 6A
Junction Temperature $\left(\mathrm{T}_{\mathrm{J}(\text { max })}\right) \quad+150^{\circ} \mathrm{C}$

Power Dissipation (Note 3) :

$$
\begin{array}{lr}
\text { TO-220 ( } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Infinite Heatsink) } & 25 \mathrm{~W} \\
\text { TO- } 220\left(\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right. \text {, Free Air) } & 3.5 \mathrm{~W} \\
\text { ESD Susceptibility (Note 4) } & 1500 \mathrm{~V} \\
\text { Storage Temperature Range ( } \mathrm{T}_{\mathrm{S}} \text { ) } & -40^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
\text { Lead Temperature (Soldering, } 10 \text { seconds) } & 300^{\circ} \mathrm{C} \\
& \\
\text { Operating Conditions (Note 1) }
\end{array}
$$

| Temperature Range $\left(T_{J}\right)($ Note 3) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage Range $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | +12 V to +55 V |
| CS OUT Voltage Range | 0 V to +5 V |
| DAC REF Voltage Range | 0 V to +5 V |
| MONOSTABLE Pulse Range | $10 \mu \mathrm{~s}$ to 100 ms |

## Electrical Characteristics (Note 2)

The following specifications apply for $\mathrm{V}_{\mathrm{Cc}}=+42 \mathrm{~V}$, unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C} \leq \mathbf{T}_{J} \leq+125^{\circ} \mathrm{C}$. All other limits apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Typical (Note 5) | Limit <br> (Note 5) | Units <br> (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | DAC REF $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+20 \mathrm{~V}$ | 8 | 15 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| POWER OUTPUT STAGE |  |  |  |  |  |
| $\mathrm{R}_{\text {DS(ON) }}$ | Switch ON Resistance | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ | 0.3 | $\begin{aligned} & 0.4 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \Omega(\max ) \\ & \Omega(\max ) \end{aligned}$ |
|  |  | $\mathrm{I}_{\text {LOAD }}=6 \mathrm{~A}$ | 0.3 | $\begin{aligned} & 0.4 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \Omega(\max ) \\ & \Omega(\max ) \end{aligned}$ |
| $V_{\text {DIODE }}$ | Body Diode Forward Voltage | $\mathrm{I}_{\text {DIODE }}=3 \mathrm{~A}$ | 1.0 | 1.5 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\max ) \end{gathered}$ |
| $\mathrm{T}_{\mathrm{rr}}$ | Diode Reverse Recovery Time | $\mathrm{I}_{\text {DIODE }}=1 \mathrm{~A}$ | 80 |  | ns |
| $\mathrm{Q}_{\mathrm{rr}}$ | Diode Reverse Recovery Charge | $\mathrm{I}_{\text {DIODE }}=1 \mathrm{~A}$ | 40 |  | nC |
| $\mathrm{t}_{\mathrm{D}(\mathrm{ON})}$ | Output Turn ON Delay Time <br> Sourcing Outputs <br> Sinking Outputs | $\begin{aligned} & I_{\text {LOAD }}=3 A \\ & I_{\text {LOAD }}=3 A \end{aligned}$ | $\begin{gathered} 5 \\ 900 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {D(OFF) }}$ | Output Turn OFF Delay Time <br> Sourcing Outputs <br> Sinking Outputs | $\begin{aligned} & I_{\text {LOAD }}=3 A \\ & I_{\text {LOAD }}=3 A \end{aligned}$ | $\begin{aligned} & 600 \\ & 400 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Output Turn ON Switching Time Sourcing Outputs Sinking Outputs | $\begin{aligned} & I_{\text {LOAD }}=3 A \\ & I_{\text {LOAD }}=3 A \end{aligned}$ | $\begin{gathered} 40 \\ 1 \end{gathered}$ |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF }}$ | Output Turn OFF Switching Time <br> Sourcing Outputs <br> Sinking Outputs | $\begin{aligned} & I_{\text {LOAD }}=3 A \\ & I_{\text {LOAD }}=3 A \end{aligned}$ | $\begin{gathered} 200 \\ 80 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{pw}}$ | Minimum Input Pulse Width | Pins 10 and 11 | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DB}}$ | Minimum Dead Band | (Note 6) | 40 |  | ns |
| CURRENT SENSE AMPLIFIER |  |  |  |  |  |
|  | Current Sense Output | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}($ Note 7) | 250 | $\begin{aligned} & 200 \\ & 175 \\ & 300 \\ & 325 \end{aligned}$ | $\mu \mathrm{A}$ (min) <br> $\mu \mathrm{A}$ (min) <br> $\mu \mathrm{A}(\max )$ <br> $\mu \mathrm{A}(\max )$ |
|  | Current Sense Linearity Error | $0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}$ (Note 7) | $\pm 6$ | $\pm 9$ | $\begin{gathered} \% \\ \%(\max ) \end{gathered}$ |
|  | Current Sense Offset | $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}$ | 5 | 20 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\text { max }) \\ \hline \end{gathered}$ |


| Electrical Characteristics (Note 2) (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| The following specifications apply for $\mathrm{V}_{\mathrm{cc}}=+42 \mathrm{~V}$, unless otherwise stated. Boldface limits apply over the operating temperature range, $40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| Symbol | Parameter | Conditions | Typical (Note 5) | Limit (Note 5) | Units (Limits) |
| DIGITAL-TO-ANALOG CONVERTER (DAC) |  |  |  |  |  |
|  | Resolution |  |  | 4 | Bits (min) |
|  | Monotonicity |  |  | 4 | Bits (min) |
|  | Total Unadjusted Error |  | 0.125 | $\begin{gathered} 0.25 \\ 0.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { LSB (max) } \\ & \text { LSB (max) } \end{aligned}$ |
|  | Propagation Delay |  | 50 |  | ns |
| $\mathrm{I}_{\text {REF }}$ | DAC REF Input Current | DAC REF $=+5 \mathrm{~V}$ | -0.5 | $\pm 10$ | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| COMPARATOR AND MONOSTABLE |  |  |  |  |  |
|  | Comparator High Output Level |  | 6.27 |  | V |
|  | Comparator Low Output Level |  | 88 |  | mV |
|  | Comparator Output Current <br> Source <br> Sink |  | $\begin{aligned} & 0.2 \\ & 3.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $t_{\text {deLA }}$ | Monostable Turn OFF Delay | (Note 8) | 1.2 | 2.0 | $\mu \mathrm{s}$ $\mu \mathrm{s}$ (max) |
| PROTECTION AND PACKAGE THERMAL RESISTANCES |  |  |  |  |  |
|  | Undervoltage Lockout, $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}(\min ) \\ & \mathrm{V}(\max ) \end{aligned}$ |
| $\mathrm{T}_{\text {JSD }}$ | Shutdown Temperature, $\mathrm{T}_{J}$ |  | 155 |  | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \theta_{\mathrm{JC}} \\ & \theta_{\mathrm{JA}} \\ & \hline \end{aligned}$ | Package Thermal Resistances <br> Junction-to-Case, TO-220 <br> Junction-to-Ambient, TO-220 |  | $\begin{aligned} & 1.5 \\ & 35 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| LOGIC INPUTS |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  | $\begin{gathered} \hline-0.1 \\ 0.8 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V}(\min ) \\ & \mathrm{V}(\max ) \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | $\begin{gathered} \hline 2 \\ 12 \end{gathered}$ | $\begin{aligned} & \mathrm{V}(\min ) \\ & \mathrm{V}(\max ) \end{aligned}$ |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or 12 V |  | $\pm 10$ | $\mu \mathrm{A}$ (max) |
| Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device outside the rated Operating Conditions. <br> Note 2: Unless otherwise stated, load currents are pulses with widths less than 2 ms and duty cycles less than $5 \%$. <br> Note 3: The maximum allowable power dissipation at any ambient temperature is $\mathrm{P}_{\mathrm{Max}}=\left(125-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$, where $125^{\circ} \mathrm{C}$ is the maximum junction temperature for operation, $\mathrm{T}_{\mathrm{A}}$ is the ambient temperature in ${ }^{\circ} \mathrm{C}$, and $\theta_{\mathrm{JA}}$ is the junction-to-ambient thermal resistance in ${ }^{\circ} \mathrm{C} / \mathrm{W}$. Exceeding $\mathrm{P}_{\text {max }}$ voids the Electrical Specifications by forcing Tjabove $125^{\circ} \mathrm{C}$. If the junction temperature exceeds $155^{\circ} \mathrm{C}$, internal circuitry disables the power bridge. When a heatsink is used, $\theta_{\mathrm{JA}}$ is the sum of the junction-to-case thermal resistance of the package, $\theta_{\mathrm{Jc}}$, and the case-to-ambient thermal resistance of the heatsink. <br> Note 4: ESD rating is based on the human body model of 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor. M1, M2, M3 and M4, pins 8, 7, 6 and 4 are protected to 800 V . <br> Note 5: All limits are $100 \%$ production tested at $25^{\circ} \mathrm{C}$. Temperature extreme limits are guaranteed via correlation using accepted SQC (Statistical Quality Control) methods. All limits are used to calculate AOQL (Average Outgoing Quality Level). Typicals are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and represent the most likely parametric norm. <br> Note 6: Asymmetric turn OFF and ON delay times and switching times ensure a switch turns OFF before the other switch in the same half H -bridge begins to turn ON (preventing momentary short circuits between the power supply and ground). The transitional period during which both switches are OFF is commonly referred to as the dead band. <br> Note 7: (ILOAD, ISENSE) data points are taken for load currents of $0.5 \mathrm{~A}, 1 \mathrm{~A}, 2 \mathrm{~A}$ and 3 A . The current sense gain is specified as $\mathrm{I}_{\text {SENSE }} / \mathrm{I}_{\text {LOAD }}$ for the 1 A data point. The current sense linearity is specified as the slope of the line between the 0.5 A and 1 A data points minus the slope of the line between the 2 A and 3 A data points all divided by the slope of the line between the 0.5 A and 1 A data points. <br> Note 8: Turn OFF delay, tDELAY, is defined as the time from the voltage at the output of the current sense amplifier reaching the DAC output voltage to the lower DMOS switch beginning to turn OFF. With $\mathrm{V}_{\mathrm{CC}}=32 \mathrm{~V}$, DIRECTION high, and $200 \Omega$ connected between OUT1 and $\mathrm{V}_{\mathrm{CC}}$, the voltage at RC is increased from 0 V to 5 V at $1.2 \mathrm{~V} / \mu \mathrm{s}$, and $\mathrm{t}_{\text {DELAY }}$ is measured as the time from the voltage at RC reaching 2 V to the time the voltage at OUT 1 reaches 3 V . |  |  |  |  |  |

## Typical Performance Characteristics

## RDS(ON) vs Temperature



RDS(ON) vs Supply Voltage


DS011878-3

Supply Current vs
Supply Voltage


RDS(ON) vs Load Current


Current Sense Output vs Load Current


Supply Current vs
Temperature


## Connection Diagram



Pinout Descriptions (See Functional Block and Connection Diagrams)
Pin 1, OUT 1: Output node of the first half H-bridge.
Pin 2, COMP OUT: Output of the comparator. If the voltage at CS OUT exceeds that provided by the DAC, the comparator triggers the monostable.
Pin 3, RC: Monostable timing node. A parallel resistorcapacitor network connected between this node and ground sets the monostable timing pulse at about 1.1 RC seconds.
Pin 5, PGND: Ground return node of the power bridge. Bond wires (internal) connect PGND to the tab of the TO-220 package.
Pins 4 and 6 through 8, M4 through M1: Digital inputs of the DAC. These inputs make up a four-bit binary number with M4 as the most significant bit or MSB. The DAC provides an analog voltage directly proportional to the binary number applied at M4 through M1.
Pin 9, $\mathrm{V}_{\mathrm{cc}}$ : Power supply node.
Pin 10, BRAKE: Brake logic input. Pulling the BRAKE input logic-high activates both sourcing switches of the power bridge-effectively shorting the load. See Table 1. Shorting the load in this manner forces the load current to recirculate and decay to zero.
Pin 11, DIRECTION: Direction logic input. The logic level at this input dictates the direction of current flow in the load. See Table 1.
Pin 12, SGND: Ground return node of all signal level circuits.

Pin 13, CS OUT: Output of the current sense amplifier. The current sense amplifier sources $250 \mu \mathrm{~A}$ (typical) per ampere of total forward current conducted by the upper two switches of the power bridge.
Pin 14, DAC REF: Voltage reference input of the DAC. The DAC provides an analog voltage equal to $V_{\text {DAC REF }} \times \mathrm{D} / 16$, where $D$ is the decimal equivalent $(0-15)$ of the binary number applied at M4 through M1.
Pin 15, OUT 2: Output node of the second half H -bridge.

TABLE 1. Switch Control Logic Truth Table

| BRAKE | DIRECTION | MONO | Active Switches |
| :---: | :---: | :---: | :--- |
| H | X | X | Source 1, Source 2 |
| L | H | L | Source 2 |
| L | H | H | Source 2, Sink 1 |
| L | L | L | Source 1 |
| L | L | H | Source 1, Sink 2 |

X = don't care
MONO is the output of the monostable.

## Functional Descriptions

## TYPICAL OPERATION OF A CHOPPER AMPLIFIER

Chopper amplifiers employ feedback driven switching of a power bridge to control and limit current in the winding of a motor (Figure 1). The bridge consists of four solid state power switches and four diodes connected in an H configuration. Control circuitry (not shown) monitors the winding current and compares it to a threshold. While the winding current remains less than the threshold, a source switch and a sink switch in opposite halves of the bridge force the supply voltage across the winding, and the winding current increases rapidly towards $\mathrm{V}_{\mathrm{CC}} / \mathrm{R}$ (Figure 1a and Figure 1d). As the winding current surpasses the threshold, the control circuitry turns OFF the sink switch for a fixed period or off-time. During the off-time, the source switch and the opposite upper diode short the winding, and the winding current recirculates and decays slowly towards zero (Figure 1 band Figure 1e). At the end of the off-time, the control circuitry turns back ON the sink switch, and the winding current again increases rapidly towards $\mathrm{V}_{\mathrm{CC}} / \mathrm{R}$ (Figure 1a and Figure 1d again). The above sequence repeats to provide a current chopping action that limits the winding current to the threshold (Figure 1 g ). Chopping only occurs if the winding current reaches the threshold. During a change in the direction of the winding current, the diodes provide a decay path for the initial winding current (Figure 1c and Figure 1f). Since the bridge shorts the winding for a fixed period, this type of chopper amplifier is commonly referred to as a fixed off-time chopper.

Functional Descriptions (Continued)


FIGURE 1. Chopper Amplifier Chopping States: Full $V_{c c}$ Applied Across the Winding (a) and (d), Shorted Winding (b) and (e), Winding Current Decays During a Change in the Direction of the Winding Current (c) and (f), and the Chopped Winding Current (g)

## Functional Descriptions (Continued)

THE LMD18245 CHOPPER AMPLIFIER
The LMD18245 incorporates all the circuit blocks needed to implement a fixed off-time chopper amplifier. These blocks include: an all DMOS, full H-bridge with clamp diodes, an amplifier for sensing the load current, a comparator, a monostable, and a DAC for digital control of the chopping threshold. Also incorporated are logic, level shifting and drive blocks for digital control of the direction of the load current and braking.

## THE H-BRIDGE

The power stage consists of four DMOS power switches and associated body diodes connected in an H-bridge configuration (Figure 2). Turning ON a source switch and a sink
switch in opposite halves of the bridge forces the full supply voltage less the switch drops across the motor winding. While the bridge remains in this state, the winding current increases exponentially towards a limit dictated by the supply voltage, the switch drops, and the winding resistance. Subsequently turning OFF the sink switch causes a voltage transient that forward biases the body diode of the other source switch. The diode clamps the transient at one diode drop above the supply voltage and provides an alternative current path. While the bridge remains in this state, it essentially shorts the winding and the winding current recirculates and decays exponentially towards zero. During a change in the direction of the winding current, both the switches and the body diodes provide a decay path for the initial winding current (Figure 3).


FIGURE 2. The DMOS H-Bridge


FIGURE 3. Decay Paths for Initial Winding Current During a Change in the Direction of the Winding Current

## Functional Descriptions (Continued)

## THE CURRENT SENSE AMPLIFIER

Many transistor cells in parallel make up the DMOS power switches. The current sense amplifier (Figure 4) uses a small fraction of the cells of both upper switches to provide a unique, low-loss means for sensing the load current. In practice, each upper switch functions as a 1 x sense device in parallel with a 4000x power device. The current sense amplifier forces the voltage at the source of the sense device to equal that at the source of the power device; thus, the devices share the total drain current in proportion to the 1:4000 cell ratio. Only the current flowing from drain to source, the forward current, registers at the output of the current sense amplifier. The current sense amplifier, therefore, sources $250 \mu \mathrm{~A}$ per ampere of total forward current conducted by the upper two switches of the power bridge.
The sense current develops a potential across $\mathrm{R}_{\mathrm{S}}$ that is proportional to the load current; for example, per ampere of load current, the sense current develops one volt across a $4 \mathrm{k} \Omega$ resistor (the product of $250 \mu \mathrm{~A}$ per ampere and $4 \mathrm{k} \Omega$ ). Since chopping of the load current occurs as the voltage at CS OUT surpasses the threshold (the DAC output voltage), $\mathrm{R}_{\mathrm{S}}$ sets the gain of the chopper amplifier; for example, a $2 \mathrm{k} \Omega$ resistor sets the gain at two amperes of load current per volt of the threshold (the reciprocal of the product of $250 \mu \mathrm{~A}$ per ampere and $2 \mathrm{k} \Omega$ ). A quarter watt resistor suffices. A low value capacitor connected in parallel with $R_{S}$ filters the effects of switching noise from the current sense signal.
While the specified maximum DC voltage compliance at CS OUT is 12 V , the specified operating voltage range at CS OUT is 0 V to 5 V .

THE DIGITAL-TO-ANALOG CONVERTER (DAC)
The DAC sets the threshold voltage for chopping at $V_{\text {DAC REF }} \times \mathrm{D} / 16$, where D is the decimal equivalent (0-15) of the binary number applied at M4 through M1, the digital inputs of the DAC. M4 is the MSB or most significant bit. For applications that require higher resolution, an external DAC can drive the DAC REF input. While the specified maximum DC voltage compliance at DAC REF is 12 V , the specified op erating voltage range at DAC REF is 0 V to 5 V .

## THE COMPARATOR, MONOSTABLE AND WINDING

 CURRENT THRESHOLD FOR CHOPPINGAs the voltage at CS OUT surpasses that at the output of the DAC, the comparator triggers the monostable, and the monostable, once triggered, provides a timing pulse to the control logic. During the timing pulse, the power bridge shorts the motor winding, causing current in the winding to recirculate and decay slowly towards zero (Figure $1 b$ and Figure $1 e$ again). A parallel resistor-capacitor network connected between RC (pin \#3) and ground sets the timing pulse or off-time at about 1.1 RC seconds.
Chopping of the winding current occurs as the voltage at CS OUT exceeds that at the output of the DAC; so chopping oc curs at a winding current threshold of about
$\left.\left(V_{\text {DAC REF }} \times \mathrm{D} / 16\right) \div\left(\left(250 \times 10^{-6}\right) \times R_{S}\right)\right)$ amperes.


FIGURE 4. The Source Switches of the Power Bridge and the Current Sense Amplifier

## Applications Information

## POWER SUPPLY BYPASSING

Step changes in current drawn from the power supply occur repeatedly during normal operation and may cause large voltage spikes across inductance in the power supply line. Care must be taken to limit voltage spikes at $\mathrm{V}_{\mathrm{Cc}}$ to less than the 60 V Absolute Maximum Rating. At a change in the direction of the load current, the initial load current tends to raise the voltage at the power supply rail (Figure 3) again. Current transients caused by the reverse recovery of the clamp diodes tend to pull down the voltage at the power supply rail.
Bypassing the power supply line at $\mathrm{V}_{\mathrm{CC}}$ is required to protect the device and minimize the adverse effects of normal operation on the power supply rail. Using both a $1 \mu \mathrm{~F}$ high frequency ceramic capacitor and a large-value aluminum electrolytic capacitor is highly recommended. A value of $100 \mu \mathrm{~F}$ per ampere of load current usually suffices for the aluminum electrolytic capacitor. Both capacitors should have short leads and be located within one half inch of $\mathrm{V}_{\mathrm{Cc}}$.

## OVERCURRENT PROTECTION

If the forward current in either source switch exceeds a 12A threshold, internal circuitry disables both source switches, forcing a rapid decay of the fault current (Figure 5). Approximately $3 \mu \mathrm{~s}$ after the fault current reaches zero, the device restarts. Automatic restart allows an immediate return to normal operation once the fault condition has been removed. If the fault persists, the device will begin cycling into and out of thermal shutdown. Switching large fault currents may cause potentially destructive voltage spikes across inductance in the power supply line; therefore, the power supply line must be properly bypassed at $\mathrm{V}_{\mathrm{CC}}$ for the motor driver to survive an extended overcurrent fault.

In the case of a locked rotor, the inductance of the winding tends to limit the rate of change of the fault current to a value easily handled by the protection circuitry. In the case of a low inductance short from either output to ground or between outputs, the fault current could surge past the 12A shutdown threshold, forcing the device to dissipate a substantial amount of power for the brief period required to disable the source switches. Because the fault power must be dissi pated by only one source switch, a short from output to ground represents the worst case fault. Any overcurrent fault is potentially destructive, especially while operating with high supply voltages $(\geq 30 \mathrm{~V})$, so precautions are in order. Sinking $V_{C C}$ for heat with 1 square inch of 1 ounce copper on the printed circuit board is highly recommended. The sink switches are not internally protected against shorts to $\mathrm{V}_{\mathrm{CC}}$.

## THERMAL SHUTDOWN

Internal circuitry senses the junction temperature near the power bridge and disables the bridge if the junction temperature exceeds about $155^{\circ} \mathrm{C}$. When the junction temperature cools past the shutdown threshold (lowered by a slight hysteresis), the device automatically restarts.

## UNDERVOLTAGE LOCKOUT

Internal circuitry disables the power bridge if the power supply voltage drops below a rough threshold between 8 V and 5 V . Should the power supply voltage then exceed the threshold, the device automatically restarts.


Trace: Fault Current at 5A/div
Horizontal: $20 \mu \mathrm{~s} /$ div
FIGURE 5. Fault Current with $\mathrm{V}_{\mathrm{cc}}=30 \mathrm{~V}$, OUT 1 Shorted to OUT 2, and CS OUT Grounded

## The Typical Application

Figure 6 shows the typical application, the power stage of a chopper drive for bipolar stepper motors. The $20 \mathrm{k} \Omega$ resistor and 2.2 nF capacitor connected between RC and ground set the off-time at about $48 \mu \mathrm{~s}$, and the $20 \mathrm{k} \Omega$ resistor connected between CS OUT and ground sets the gain at about 200 mA
per volt of the threshold for chopping. Digital signals contro the thresholds for chopping, the directions of the winding currents, and, by extension, the drive type (full step, half step, etc.). A $\mu$ processor or $\mu$ controller usually provides the digital control signals.

## The Typical Application (Continued)



FIGURE 6. Typical Application Circuit for Driving Bipolar Stepper Motors

## ONE-PHASE-ON FULL STEP DRIVE (WAVE DRIVE)

To make the motor take full steps, windings $A$ and $B$ can be energized in the sequence

$$
\mathrm{A} \rightarrow \mathrm{~B} \rightarrow \mathrm{~A}^{*} \rightarrow \mathrm{~B}^{*} \rightarrow \mathrm{~A} \rightarrow \ldots
$$

where $A$ represents winding $A$ energized with current in one direction and $\mathrm{A}^{*}$ represents winding A energized with current in the opposite direction. The motor takes one full step each time one winding is de-energized and the other is energized. To make the motor step in the opposite direction, the order of the above sequence must be reversed. Figure 7 shows the winding currents and digital control signals for a wave drive application of the typical application circuit.

## TWO-PHASE-ON FULL STEP DRIVE

To make the motor take full steps, windings $A$ and $B$ can also be energized in the sequence

$$
\mathrm{AB} \rightarrow \mathrm{~A} * \mathrm{~B} \rightarrow \mathrm{~A}^{*} \mathrm{~B}^{*} \rightarrow \mathrm{AB} * \rightarrow \mathrm{AB} \rightarrow \ldots
$$

and because both windings are energized at all times, this sequence produces more torque than that produced with wave drive. The motor takes one full step at each change of direction of either winding current. Figure 8 shows the winding currents and digital control signals for this application of the typical application circuit, and Figure 9 shows, for a single phase, the winding current and voltage at the output of the associated current sense amplifier.

## The Typical Application (Continued)



Top Trace: Phase A Winding Current at $1 \mathrm{~A} /$ div
Bottom Trace: Phase B Winding Current at 1A/div
Horizontal: $1 \mathrm{~ms} /$ div
*500 steps/second


BRAKE A $=$ BRAKE $B=0$
FIGURE 7. Winding Currents and Digital Control Signals for One-Phase-On Drive (Wave Drive)

## The Typical Application (Continued)



Top Trace: Phase A Winding Current at $1 \mathrm{~A} /$ div
Bottom Trace: Phase B Winding Current at 1A/div
Horizontal: $1 \mathrm{~ms} /$ div
*500 steps/second


M4 A through M1 A $=$ M4 B through M1B $=1$
BRAKE $A=$ BRAKE $B=0$
FIGURE 8. Winding Currents and Digital Control Signals for Two-Phase-On Drive


Top Trace: Phase A Winding Current at 1A/div
Bottom Trace: Phase A Sense Voltage at $5 \mathrm{~V} / \mathrm{div}$
Horizontal: $1 \mathrm{~ms} /$ div
*500 steps/second
FIGURE 9. Winding Current and Voltage at the Output of the Associated Current Sense Amplifier

## HALF STEP DRIVE WITHOUT TORQUE COMPENSATION

To make the motor take half steps, windings $A$ and $B$ can be energized in the sequence

$$
\begin{gathered}
\mathrm{A} \rightarrow \mathrm{AB} \rightarrow \mathrm{~B} \rightarrow \mathrm{~A}^{*} \mathrm{~B} \rightarrow \mathrm{~A}^{*} \rightarrow \\
\mathrm{~A}^{*} \mathrm{~B}^{*} \rightarrow \mathrm{~B}^{*} \rightarrow \mathrm{AB} \mathrm{~B}^{*} \rightarrow \mathrm{~A} \rightarrow \ldots
\end{gathered}
$$

The motor takes one half step each time the number of energized windings changes. It is important to note that al-
though half stepping doubles the step resolution, changing the number of energized windings from two to one decreases (one to two increases) torque by about $40 \%$, result ing in significant torque ripple and possibly noisy operation. Figure 10 shows the winding currents and digital control signals for this half step application of the typical application circuit.

## The Typical Application (Continued)



Top Trace: Phase A Winding Current at $1 \mathrm{~A} /$ div
Bottom Trace: Phase B Winding Current at 1A/div
Horizontal: $1 \mathrm{~ms} /$ div
*500 steps/second


BRAKE A $=$ BRAKE $\mathrm{B}=0$
FIGURE 10. Winding Currents and Digital Control Signals for Half Step Drive without Torque Compensation

HALF STEP DRIVE WITH TORQUE COMPENSATION
To make the motor take half steps, the windings can also be energized with sinusoidal currents (Figure 11). Controlling the winding currents in the fashion shown doubles the step resolution without the significant torque ripple of the prior drive technique. The motor takes one half step each time the level of either winding current changes. Half step drive with torque compensation is microstepping drive. Along with the obvious advantage of increased step resolution, microstepping reduces both full step oscillations and resonances that occur as the motor and load combination is driven at its natural resonant frequency or subharmonics thereof. Both of
these advantages are obtained by replacing full steps with bursts of microsteps. When compared to full step drive, the motor runs smoother and quieter.
Figure 12 shows the lookup table for this application of the typical application circuit. Dividing $90^{\circ}$ electrical per full step by two microsteps per full step yields $45^{\circ}$ electrical per microstep. $\alpha$, therefore, increases from 0 to $315^{\circ}$ in increments of $45^{\circ}$. Each full $360^{\circ}$ cycle comprises eight half steps. Rounding $|\cos \alpha|$ to four bits gives D A, the decimal equivalent of the binary number applied at M4 A through M1 A. DIRECTION A controls the polarity of the current in winding A. Figure 11 shows the sinusoidal winding currents.

## The Typical Application (Continued)



Top Trace: Phase A Winding Current at $1 \mathrm{~A} /$ div
Bottom Trace: Phase B Winding Current at 1A/div
Horizontal: $2 \mathrm{~ms} /$ div
*500 steps/second


BRAKE A $=$ BRAKE $\mathrm{B}=0$
$90^{\circ}$ ELECTRICAL/FULL STEP $\div 2$ MICROSTEPS/FULL STEP $=45^{\circ}$ ELECTRICAL/MICROSTEP
FIGURE 11. Winding Currents and Digital Control Signals for Half Step Drive with Torque Compensation

| $\mid$ | $\alpha$ | $\|\boldsymbol{\operatorname { c o s }}(\alpha)\|$ | $\mathbf{D ~ A}$ | DIRECTION A | $\mid \boldsymbol{\operatorname { s i n } ( \alpha ) \|}$ | D B | DIRECTION B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORWARD | 0 | 1 | 15 | 1 | 0 | 0 | 1 |
| $\downarrow$ | 45 | 0.707 | 11 | 1 | 0.707 | 11 | 1 |
|  | 90 | 0 | 0 | 0 | 1 | 15 | 1 |
|  | 135 | 0.707 | 11 | 0 | 0.707 | 11 | 1 |
| $\uparrow$ | 180 | 1 | 15 | 0 | 0 | 0 | 0 |
| REVERSE | 225 | 0.707 | 11 | 0 | 0.707 | 11 | 0 |
| $\mid$ | 270 | 0 | 0 | 1 | 1 | 15 | 0 |
|  | 315 | 0.707 | 11 | 1 | 0.707 | 11 | 0 |
|  | REPEAT |  |  |  |  |  |  |

FIGURE 12. Lookup Table for Half Step Drive with Torque Compensation

## The Typical Application (Continued)

QUARTER STEP DRIVE WITH TORQUE COMPENSATION
Figure 13 shows the winding currents and lookup table for a quarter step drive (four microsteps per full step) with torque compensation.


Top Trace: Phase A Winding Current at $1 \mathrm{~A} /$ div
Bottom Trace: Phase B Winding Current at 1A/div
Horizontal: $2 \mathrm{~ms} /$ div
*250 steps/second
$90^{\circ}$ ELECTRICAL/FULL STEP $\div 4$ MICROSTEPS/FULL STEP $=22.5^{\circ}$ ELECTRICAL/MICROSTEP

| FORWARD | $\alpha$ | $\|\cos (\alpha)\|$ | D A | DIRECTION A | $\|\boldsymbol{\operatorname { s i n }}(\alpha)\|$ | D B | DIRECTION B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 15 | 1 | 0 | 0 | 1 |
|  | 22.5 | 0.924 | 14 | 1 | 0.383 | 6 | 1 |
|  | 45 | 0.707 | 11 | 1 | 0.707 | 11 | 1 |
|  | 67.5 | 0.383 | 6 | 1 | 0.924 | 14 | 1 |
|  | 90 | 0 | 0 | 0 | 1 | 15 | 1 |
|  | 112.5 | 0.383 | 6 | 0 | 0.924 | 14 | 1 |
| $\uparrow$ | 135 | 0.707 | 11 | 0 | 0.707 | 11 | 1 |
| REVERSE \| | 157.5 | 0.924 | 14 | 0 | 0.383 | 6 | 1 |
|  | 180 | 1 | 15 | 0 | 0 | 0 | 0 |
|  | 202.5 | 0.924 | 14 | 0 | 0.383 | 6 | 0 |
|  | 225 | 0.707 | 11 | 0 | 0.707 | 11 | 0 |
|  | 247.5 | 0.383 | 6 | 0 | 0.924 | 14 | 0 |
|  | 270 | 0 | 0 | 1 | 1 | 15 | 0 |
|  | 292.5 | 0.383 | 6 | 1 | 0.924 | 14 | 0 |
|  | 315 | 0.707 | 11 | 1 | 0.707 | 11 | 0 |
|  | 337.5 | 0.924 | 14 | 1 | 0.383 | 6 | 0 |
|  | REPEAT |  |  |  |  |  |  |

BRAKE A $=$ BRAKE $B=0$
FIGURE 13. Winding Currents and Lookup Table for Quarter Step Drive with Torque Compensation

## Test Circuit and Switching Time Definitions




Physical Dimensions inches (millimeters) unless otherwise noted


15-Lead TO-220 Power Package (T)
Order Number LMD18245T
NS Package Number TA15A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

