## LMH6572

## Triple 2：1 High Speed Video Multiplexer

## General Description

The $\mathrm{LMH}^{\text {TM }} 6572$ is a high performance analog mulitplexer optimized for professional grade video and other high fidelity high bandwidth analog applications．The LMH6572 provides a 290 MHz bandwidth at $2 \mathrm{~V}_{\mathrm{PP}}$ output signal levels．The 140 MHz of .1 dB bandwidth and a $1500 \mathrm{~V} / \mu \mathrm{s}$ slew rate make this part suitable for High Definition Television（HDTV）and High Resolution Multimedia Video applications．
The LMH6572 supports composite video applications with its $0.02 \%$ and $0.02^{\circ}$ differential gain and phase errors for NTSC and PAL video signals while driving a single，back terminated $75 \Omega$ load．The LMH6572 can deliver 80 mA linear output current for driving multiple video load applications．
The LMH6572 has an internal gain of two for driving back terminated transmission lines at a net gain of one．
The LMH6572 is available in the SSOP package．

## Connection Diagram



## Features

－ $350 \mathrm{MHz}, 250 \mathrm{mV}-3 \mathrm{~dB}$ bandwidth
－ $290 \mathrm{MHz}, 2 \mathrm{~V}_{\mathrm{PP}}-3 \mathrm{~dB}$ bandwidth
－ 10 ns channel switching time
－ 90 dB channel to channel isolation＠ 5 MHz
－ $0.02 \%, 0.02^{\circ}$ diff．gain，phase
－． 1 dB gain flatness to 140 MHz
－ $1400 \mathrm{~V} / \mu \mathrm{s}$ slew rate
－Wide supply voltage range： $6 \mathrm{~V}( \pm 3 \mathrm{~V})$ to $12 \mathrm{~V}( \pm 6 \mathrm{~V})$
－－78 dB HD2＠10MHz
■－ 75 dB HD3＠10MHz

## Applications

－RGB video router
－Multi input video monitor
－Fault tolerant data switch

## Truth Table

| SEL | $\overline{\mathrm{EN}}$ | OUT |
| :---: | :---: | :---: |
| 0 | 0 | CH 1 |
| 1 | 0 | CH 0 |
| X | 1 | Disable |

## Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing |
| :---: | :---: | :---: | :---: | :---: |
| $16-$ Pin SSOP | LMH6572MQ | LH6572MQ | 95 Units／Rail | MQA16 |
|  | LMH6572MQX |  | 2.5 Units Tape and Reel |  |

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| ESD Tolerance | (Note 4) |
| :--- | ---: |
| Human Body Model | 2000 V |
| Machine Model | 200 V |
| Supply Voltage $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)$ | 13.2 V |
| IOuT (Note 3) | 130 mA |
| IInput Voltage Range | $\pm \mathrm{V}_{\mathrm{S}}$ |
| Maximum Junction Temperature | $+150^{\circ} \mathrm{C}($ Note 4) |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Soldering Information

| Infrared or Convection $(20 \mathrm{sec})$ | $235^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Wave Soldering $(10 \mathrm{sec})$ | $260^{\circ} \mathrm{C}$ |

## Operating Ratings

(Note 1)

| Operating Temperature | $-40^{\circ} \mathrm{C}$ | to $85^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| Supply Voltage Range | 6 V | to 12 V |

Thermal Resistance Package
16-Pin SSOP
( $\theta_{\text {JA }}$ ) $125^{\circ} \mathrm{C} / \mathrm{W}$
( $\theta_{\mathrm{JC}}$ ) $36^{\circ} \mathrm{C} / \mathrm{W}$

## $\pm 5 \mathrm{~V}$ Electrical Characteristics

$V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega$, Unless otherwise specified.

| Symbol | Parameter | Conditions(Note 2) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Domain Performance |  |  |  |  |  |  |
| SSBW | -3 dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.25 \mathrm{~V}_{\text {PP }}$ |  | 350 |  | MHz |
| LSBW | -3 dB Bandwidth (Note 6) | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 250 | 290 |  | MHz |
| . 1 dBBW | . 1 dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.25 \mathrm{~V}_{\text {PP }}$ |  | 140 |  | MHz |
| DG | Differential Gain | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f}=4.43 \mathrm{MHz}$ |  | 0.02 |  | \% |
| DP | Differential Phase | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f}=4.43 \mathrm{MHz}$ |  | 0.02 |  | deg |
| Time Domain Response |  |  |  |  |  |  |
| TRS | Channel to Channel Switching Time | Logic transition to 90\% output |  | 10 |  | ns |
|  | Enable and Disable Times | Logic transition to $90 \%$ or $10 \%$ output. |  | 11 |  | ns |
| TRL | Rise and Fall Time | 2V Step |  | 1.5 |  | ns |
| TSS | Settling Time to 0.05\% | 2V Step |  | 17 |  | ns |
| OS | Overshoot | 4V Step |  | 5 |  | \% |
| SR | Slew Rate(Note 6) | 4V Step | 1200 | 1400 |  | V/us |
| Distortion |  |  |  |  |  |  |
| HD2 | $2^{\text {nd }}$ Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 10 \mathrm{MHz}$ |  | -78 |  | dBc |
| HD3 | $3{ }^{\text {rd }}$ Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 10 \mathrm{MHz}$ |  | -75 |  | dBc |
| IMD | $3{ }^{\text {rd }}$ Order Intermodulation Products | 10 MHz , Two tones 2Vpp at output |  | -80 |  | dBc |
| Equivalent Input Noise |  |  |  |  |  |  |
| VN | Voltage | $>1 \mathrm{MHz}$, Input Referred |  | 5 |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| ICN | Current | $>1 \mathrm{MHz}$, Input Referred |  | 5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Static, DC Performance |  |  |  |  |  |  |
| GAIN | Voltage Gain (Note 5) | No Load | 1.9 | 2.0 | 2.1 | V/V |
|  | Gain Error(Note 5) | No Load, channel to channel |  | $\pm 0.3$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.7 \end{aligned}$ | \% |
|  | Gain Error | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 0.3 |  | \% |
| VIO | Output Offset Voltage (Note 5) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 1 | $\begin{gathered} \pm 14 \\ \pm 17.5 \end{gathered}$ | mV |
| DVIO | Average Drift |  |  | 27 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IBN | Input Bias Current (Notes 7, 5) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | -1.4 | $\begin{array}{r}  \pm 2.8 \\ \pm 3.5 \\ \hline \end{array}$ | $\mu \mathrm{A}$ |
| DIBN | Average Drift |  |  | 7 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| PSRR | Power Supply Rejection Ratio (Note 5) | DC, Input referred | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | 54 |  | dB |

## $\pm 5 \mathrm{~V}$ Electrical Characteristics

$V_{S}= \pm 5 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega$, Unless otherwise specified.

| Symbol | Parameter | Conditions(Note 2) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Supply Current (Note 5) | No Load | 20 | 23 | $\begin{gathered} \hline 25 \\ 28.5 \end{gathered}$ | mA |
|  | Supply Current Disabled(Note 5) | No Load |  | 2.0 | $\begin{aligned} & 2.2 \\ & 2.3 \end{aligned}$ | mA |
| VIH | Logic High Threshold(Note 5) | Select \& Enable Pins | 2.0 |  |  | V |
| VIL | Logic Low Threshold (Note 5) | Select \& Enable Pins |  |  | 0.8 | V |
| IiL | Logic Pin Input Current Low(Note 7) | Logic Input = 0V |  | -1 | $\begin{aligned} & \pm 2.5 \\ & \pm 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| liH | Logic Pin Input Current High(Note 7) | Logic Input $=2.0 \mathrm{~V}$ | $\begin{aligned} & 112 \\ & 100 \\ & \hline \end{aligned}$ | 150 | $\begin{aligned} & 200 \\ & 210 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| Miscellaneous Performance |  |  |  |  |  |  |
| RF | Internal Feedback and Gain Set resistor Values |  | $\begin{aligned} & 650 \\ & 620 \end{aligned}$ | 800 | $\begin{gathered} 940 \\ 1010 \end{gathered}$ | $\Omega$ |
| RODIS | Disabled Output Resistance | Internal Feedback and Gain Set resistors in series to ground. | 1.3 | 1.6 | 1.88 | $\mathrm{k} \Omega$ |
| RIN+ | Input Resistance |  |  | 100 |  | $\mathrm{k} \Omega$ |
| CIN | Input Capacitance |  |  | 0.9 |  | pF |
| ROUT | Output Resistance |  |  | 0.26 |  | $\Omega$ |
| VO | Output Voltage Range | No Load | $\begin{aligned} & \pm 3.83 \\ & \pm 3.80 \end{aligned}$ | $\pm 3.9$ |  | V |
| VOL |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{gathered} \pm 3.52 \\ \pm 3.5 \end{gathered}$ | $\pm 3.53$ |  | V |
| CMIR | Input Voltage Range |  | $\pm 2$ | $\pm 2.5$ |  | V |
| 10 | Linear Output Current (Notes 5, 7) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, | $\begin{aligned} & +70 \\ & -40 \end{aligned}$ | $\pm 80$ |  | mA |
| ISC | Short Circuit Current | $\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}$, Output shorted to ground |  | $\pm 230$ |  | mA |
| XTLK | Channel to Channel Crosstalk | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\mathrm{PP}} @ 5 \mathrm{MHz}$ |  | -90 |  | dBc |
| XTLK | Channel to Channel Crosstalk | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\mathrm{PP}} @ 100 \mathrm{MHZ}$ |  | -54 |  | dBc |
| XTLK | All Hostile Crosstalk | In A, C. Out B, $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{PP}} @ 5$ MHz |  | -95 |  | dBc |

## $\pm$ 3.3V Electrical Characteristics

$V_{S}= \pm 3.3 V, R_{L}=100 \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions(Note 2) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Domain Performance |  |  |  |  |  |  |
| SSBW | -3 dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.25 \mathrm{~V}_{\text {PP }}$ |  | 360 |  | MHz |
| LSBW | -3 dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}_{\mathrm{PP}}$ |  | 270 |  | MHz |
| . 1 dBBW | . 1 dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}_{\mathrm{PP}}$ |  | 80 |  | MHz |
| GFP | Peaking | DC to 200 MHz |  | 0.3 |  | dB |
| DG | Differential Gain | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f}=4.43 \mathrm{MHz}$ |  | 0.02 |  | \% |
| DP | Differential Phase | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f}=4.43 \mathrm{MHz}$ |  | 0.03 |  | deg |
| Time Domain Response |  |  |  |  |  |  |
| TRS | Rise and Fall Time | 2V Step |  | 2.0 |  | ns |
| TSS | Settling Time to 0.05\% | 2V Step |  | 15 |  | ns |
| OS | Overshoot | 2V Step |  | 5 |  | \% |
| SR | Slew Rate | 2V Step |  | 1000 |  | V/us |
| Distortion |  |  |  |  |  |  |
| HD2 | $2^{\text {nd }}$ Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 10 \mathrm{MHz}$ |  | -70 |  | dBc |

## $\pm$ 3.3V Electrical Characteristics (Continued)

$\mathrm{V}_{\mathrm{S}}= \pm 3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions(Note 2) | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| HD3 | $3^{\text {rd }}$ Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 10 \mathrm{MHz}$ |  | -74 |  | dBc |
| IMD | $3^{\text {rd }}$ Order Intermodulation Products | 10 MHz , Two tones 2Vpp at output |  | -79 |  | dBc |

Static, DC Performance

| GAIN | Voltage Gain |  |  | 2.0 |  | $\mathrm{~V} / \mathrm{V}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VIO | Output Offset Voltage | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 1 |  | mV |
| DVIO | Average Drift | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 36 |  | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| IBN | Input Bias Current (Note 7) |  |  | 2 |  | $\mu \mathrm{~A}$ |
| DIBN | Average Drift | DC, Input Referred | 24 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | 54 | dB |  |
| ICC | Supply Current | Select \& Enable Pins |  | 20 | mA |  |
| VIH | Logic High Threshold | Select \& Enable Pins | 0.4 |  | 1.3 | V |
| VIL | Logic Low Threshold |  | V |  |  |  |

Miscellaneous Performance

| RIN+ | Input Resistance |  | 100 | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance |  | 0.9 | pF |
| ROUT | Output Resistance |  | 0.27 | $\Omega$ |
| VO | Output Voltage Range | No Load | $\pm 2.5$ | V |
| VOL |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\pm 2.2$ | V |
| CMIR | Input Voltage Range |  | $\pm 1.2$ | V |
| 10 | Linear Output Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\pm 60$ | mA |
| ISC | Short Circuit Current | $\mathrm{V}_{\mathrm{IN}}= \pm 1 \mathrm{~V}$, Output shorted to ground | $\pm 150$ | mA |
| XTLK | Channel to Channel Crosstalk | 5 MHz | -90 | dBc |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.
Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_{J}=T_{A}$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_{J}>T_{A}$. See Applications Section for information on temperature de-rating of this device. Min/Max ratings are based on product testing, characterization and simulation. Individual parameters are tested as noted.
Note 3: The maximum output current (lout) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Section for more details. A short circuit condition should be limited to 5 seconds or less.
Note 4: Human Body model, $1.5 \mathrm{k} \Omega$ in series with 100 pF . Machine model, $0 \Omega \mathrm{In}$ series with 200 pF
Note 5: Parameters guaranteed by electrical testing at $25^{\circ} \mathrm{C}$.
Note 6: Parameters guaranteed by design.
Note 7: Positive Value is current into device.

Typical Performance Characteristics $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$; unless otherwise speciied.


Frequency Response vs. Capacitive Load


Harmonic Distortion vs. Output Voltage



Suggested $\mathbf{R}_{\mathbf{S}}$ vs. Capacitive Load Load $=1 \mathrm{k} \Omega \| \mathrm{C}_{\mathrm{L}}$


Harmonic Distortion vs. Output Voltage


20109612

Typical Performance Characteristics $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$; unless otherwise specified. (Continued)


Typical Performance Characteristics $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$; unless otherwise specified. (Continued)


## Application Notes

## GENERAL INFORMATION

The LMH6572 is a high-speed triple 2:1 multiplexer, optimized for very high speed and low distortion. With a fixed gain of 2 and excellent AC performance, the LMH6572 is ideally suited for switching high resolution, presentation grade video signals. The LMH6572 has no internal ground reference. Single or split supply configurations are both possible. The LMH6572 features very high speed channel switching and disable times. When disabled the LMH6572 output is high impedance making MUX expansion possible by combining multiple devices.


FIGURE 1. Typical Application

## VIDEO PERFORMANCE

The LMH6572 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. Best performance will be obtained with back-terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 1 shows a typical configuration for driving a 75. Cable. The output buffer is configured for a gain of 2 , so using back terminated loads will give a net gain of 1 .

## SINGLE SUPPLY OPERATION

The LMH6572 uses mid supply referenced circuits for the select and disable pins. In order to use the LMH6572 in single supply configuration it is necessary to use a circuit similar to Figure 2. In this configuration the logical inputs are compatible with high breakdown Open collector TTL, or Open Drain CMOS logic. In addition, the default logic state is reversed since there is a pull up resistor on those pins. Single supply operation also requires the input to be biased to within the common mode input range of roughly $\pm 2 \mathrm{~V}$ from the mid supply point.


FIGURE 2. Single Supply Application

## GAIN ACCURACY

The gain accuracy of the LMH6572 is accurate to $\pm 0.5 \%$ ( $0.3 \%$ typical) and stable over temperature. The internal gain setting resistors, $R_{F}$ and $R_{G}$, match very well. However, over process and temperature their absolute value will change.

## EVALUATION BOARDS

National Semiconductor provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with these boards.

| Device | Package | Evaluation Board <br> Part Number |
| :--- | :--- | :--- |
| LMH6572 | TSSOP | LMH730151 |

An evaluation board is shipped when a sample request is placed with National Semiconductor.

## MULTIPLEXER EXPANSION

With the Enable or the Select pins putting the output stage into a high impedance state, several LMH6572's can be tied together to form a larger input MUX. However, there is a slight loading effect on the active output caused by the off-channel feedback and gain set resistors, as shown in Figure 3 below. Figure 3 is assuming there are 4 LMH6572 outputs (2 LMH6572 devices) similar to the schematic of Figure 4. With the internal resistors valued at $800 \Omega$, the effect is rather slight. For the $4: 1$ MUX function shown in Figure 3, the gain error is only about -0.57 dB , or about $6 \%$.

## Application Notes (Continued)



An alternate approach would be to tie the outputs directly together and let all devices share a common back termination resistor in order to alleviate the gain error issue above. The drawback in this case is the increased capacitive load presented to the output of each LMH6572 due to the offstate capacitance of the LMH6572

## EXPANDING THE MUX

It is possible to build higher density MUX's by paralleling several LMH6572's. Figure 4 shows a 4:1 RGB MUX using two LMH6572's:

FIGURE 3. Multiplexer Input Expansion by Combining Output

20109618
FIGURE 4. RGB MUX USING TWO LMH6572's

If it is important in the end application to make sure that no two inputs are presented to the output at the same time, an optional delay block can be added, prior to the ENABLE ( $\overline{\mathrm{EN}}$ ) pin of each device, as shown. Figure 5 shows one possible
approach to this delay circuit. The delay circuit shown will delay ENABLE's $H$ to $L$ transitions ( $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ decay) but won't delay its L to H transition.


## Application Notes (Continued)



FIGURE 5. Delay Circuit Implementation
$R_{2}$ should be kept small compared to $R_{1}$ in order to not reduce the ENABLE voltage and to produce little or no delay to ENABLE.

## Other Applications

The LMH6572 may be utilized in systems that involve a single RGB channel as well whenever there is a need to switch between different "flavors" of a single RGB input. Here are some examples:

1. RGB positive polarity, negative polarity switch
2. RGB full resolution, High Pass filter switch

In each of these applications, the same RGB input occupies one set of inputs to the LMH6572 and the other "flavor" would be tied to the other input set.

## DRIVING CAPACITIVE LOADS

Capacitive output loading applications will benefit from the use of a series output resistor $\mathrm{R}_{\text {Out }}$. Figure 6 shows the use of a series output resistor, $\mathrm{R}_{\text {OUt }}$, to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The chart "Suggested $\mathrm{R}_{\text {Out }}$ vs. Cap Load" gives a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for . 5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of $\mathrm{R}_{\text {OUT }}$ can be reduced slightly from the recommended values.


FIGURE 6. Decoupling Capacitive Loads


FIGURE 7. Recommended R $_{\text {Out }}$ vs. Capacitive Load


20109613
FIGURE 8. Frequency Response vs. Capacitive Load

## LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. The LMH730151 is the evaluation board supplied with samples of the LMH6572. To reduce parasitic capacitances, ground and power planes should be removed near the input and output pins. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends. Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. In Figure 1 and Figure 2, the capacitor between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$is optional, but is recommended for best second harmonic distortion. Another way to enhance performance is to use pairs of $.01 \mu \mathrm{~F}$ and $.1 \mu \mathrm{~F}$ ceramic capacitors for each supply bypass.

## Other Applications (Continued)

## POWER DISSIPATION

The LMH6572 is optimized for maximum speed and performance in the small form factor of the standard SSOP package. To achieve its high level of performance, the LMH6572 consumes 23 mA of quiescent current, which cannot be neglected when considering the total package power dissipation limit. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the $T_{\text {JMAX }}$ is never exceeded due to the overall power dissipation.
Follow these steps to determine the Maximum power dissipation for the LMH6572:

1. Calculate the quiescent (no-load) power: $\mathrm{P}_{\mathrm{AMP}}=\mathrm{I}_{\mathrm{CC}}{ }^{*}$ $\left(\mathrm{V}_{\mathrm{S}}\right)$, where $\mathrm{V}_{\mathrm{S}}=\mathrm{V}^{+}-\mathrm{V}^{-}$.
2. Calculate the RMS power dissipated in the output stage: $P_{\mathrm{D}}(\mathrm{rms})=\mathrm{rms}\left(\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\text {OUT }}\right){ }^{*} \mathrm{I}_{\text {OUT }}\right)$, where $\mathrm{V}_{\text {OUT }}$ and $\mathrm{I}_{\text {Out }}$ are the voltage across and the current through the external load and $\mathrm{V}_{\mathrm{S}}$ is the total supply voltage.
3. Calculate the total RMS power: $P_{T}=P_{A M P}+P_{D}$.

The maximum power that the LMH6572, package can dissipate at a given temperature can be derived with the following equation:
$\mathrm{P}_{\mathrm{MAX}}=\left(150^{\circ}-\mathrm{T}_{\mathrm{AMB}}\right) / \theta_{\mathrm{JA}}$, where $\mathrm{T}_{\mathrm{AMB}}=$ Ambient temperature ( ${ }^{\circ} \mathrm{C}$ ) and $\theta_{\mathrm{JA}}=$ Thermal resistance, from junction to ambient, for a given package ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ). For the SSOP package $\theta_{\mathrm{JA}}$ is $125^{\circ} \mathrm{C} / \mathrm{W}$.

## ESD PROTECTION

The LMH6572 is protected against electrostatic discharge (ESD) on all pins. The LMH6572 will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6572 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.

Physical Dimensions inches (millimeters)
unless otherwise noted


16-Pin SSOP
NS Package Number MQA16

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

| National Semiconductor | National Semiconductor | National Semiconductor | National Semiconductor |
| :---: | :---: | :---: | :---: |
| Americas Customer | Europe Customer Support Center | Asia Pacific Customer | Japan Customer Support Center |
| Support Center | Fax: +49 (0) 180-530 8586 | Support Center | Fax: 81-3-5639-7507 |
| Email: new.feedback@nsc.com | Email: europe.support@ nsc.com | Email: ap.support@nsc.com | Email: jpn.feedback@nsc.com |
| Tel: 1-800-272-9959 | Deutsch Tel: +49 (0) 6995086208 |  | Tel: 81-3-5639-7560 |
|  | English Tel: +44 (0) 8702402171 |  |  |
| www.national.com | Français Tel: +33 (0) 141918790 |  |  |

