

PRELIMINARY

August 1996

LMX2305 PLLatinum™ 550 MHz Frequency Synthesizer for RF Personal Communications

General Description

The LMX2305 is a high performance frequency synthesizer with an integrated prescaler designed for RF operation up to 550 MHz. It is fabricated using National's ABiC IV BiCMOS process.

The LMX2305 contains a dual modulus prescaler which can select either a 64/65 or a 128/129 divide ratio at input frequencies of up to 550 MHz. LMX2305, which employs the digital phase lock loop technique, combined with a high quality reference oscillator and a loop filter, provides the tuning voltage for the voltage controlled oscillator to generate a very stable, low noise local oscillator signal.

Serial data is transferred into the LMX2305 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.65V to 5.5V. The LMX2305 features very low current consumption, typically 4.0 mA at 2.75V.

The LMX2305 is available in a TSSOP 20-pin surface mount plastic package.


Features

- RF operation up to 550 MHz
- 2.65V to 5.5V operation
- Low current consumption: $I_{CC} = 4.0 \text{ mA (typ) at } V_{CC} = 2.75 \text{V}$
- Dual modulus prescaler: 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Small-outline, plastic, surface mount TSSOP, 0.173" wide package

Applications

- Analog Cellular telephone systems (AMPS, ETACS, NMT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Other wireless communication systems
- Pagers

Block Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation.


©1996 National Semiconductor Corporation

RRD-B30M126/Printed in U. S. A.

http://www.national.com



Connection Diagram




20-Lead (0.173" Wide) Thin Shrink Small Outline Package (TM) Order Number LMX2305TM or LMX2305TMX See NS Package Number MTC20

Pin Descriptions

Pin No.	Pin Name	1/0	Description
1	OSC _{IN}	I	Oscillator input. A CMOS inverting gate input intended for connection to a crystal resonator for operation as an oscillator. The input has a $V_{\rm CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate. May also be from a reference oscillator.
3	OSCOUT	0	Oscillator output.
4	V _P		Power supply for charge pump. Must be $\geq V_{CC}$.
5	V _{CC}		Power supply voltage input. Input may range from 2.65V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
6	D _o	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
7	GND		Ground.
8	LD	0	Lock detect. Output provided to indicate when the VCO frequency is in "lock". When the loop is locked, the pin's output is HIGH with narrow low pulses.
10	f _{IN}	ı	Prescaler input. Small signal input from the VCO.
11	CLOCK	ı	High impedance CMOS Clock input. Data is clocked in on the rising edge, into the various counters and registers.
13	DATA	I	Binary serial data input. Data entered MSB first. LSB is control bit. High impedance CMOS input.
14	LE	I	Load enable input (with internal pull-up resistor). When LE transitions HIGH, data stored in the shift registers is loaded into the appropriate latch (control bit dependent). Clock must be low when LE toggles high or low. See Serial Data Input Timing Diagram.
15	FC	ı	Phase control select (with internal pull-up resistor). When FC is LOW, the polarity of the phase comparator and charge pump combination is reversed.
16	BISW	0	Analog switch output. When LE is HIGH, the analog switch is ON, routing the internal charge pump output through BISW (as well as through D_0).
17	fout	0	Monitor pin of phase comparator input. CMOS output.
18	φр	0	Output for external charge pump. ϕ_{p} is an open drain N-channel transistor and requires a pull-up resistor.
19	PWDN	ı	Power Down (with internal pull-up resistor). PWDN = HIGH for normal operation. PWDN = LOW for power saving. Power down function is gated by the return of the charge pump to a TRI-STATE condition.
20	φ _r	0	Output for external charge pump. ϕ_r is a CMOS logic output.
2,9,12	NC		No connect.

Functional Block Diagram



Note 1: The power down function is gated by the charge pump to prevent any unwanted frequency jumps. Once the power down pin is brought low the part will go into power down mode when the charge pump reaches a TRI-STATE condition.

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{ccc} V_{CC} & -0.3 \text{V to } +6.5 \text{V} \\ V_{P} & -0.3 \text{V to } +6.5 \text{V} \end{array}$

Voltage on Any Pin

with GND = 0V (V_I) $-0.3V \text{ to V}_{CC} + 0.3V$

Storage Temperature Range (T_S) -65° C to $+150^{\circ}$ C Lead Temperature (T_L) (solder, 4 sec.) $+260^{\circ}$ C

Recommended Operating Conditions

Power Supply Voltage

 $\begin{array}{c} V_{CC} & 2.65 \text{V to } 5.5 \text{V} \\ V_{P} & V_{CC} \text{ to } +5.5 \text{V} \\ \text{Operating Temperature (T_{A})} & -40^{\circ}\text{C to } +85^{\circ}\text{C} \end{array}$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD workstations.

$\textbf{Electrical Characteristics} \ \ V_{CC} = 2.75 \text{V}, \ \ V_{P} = 2.75 \text{V}; \ -40 ^{\circ}\text{C} < \text{T}_{A} < 85 ^{\circ}\text{C}, \text{except as specified}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Icc	Power Supply Current			4	6	mA
I _{CC-PWDN}	Power Down Current			30	180	μΑ
f _{IN}	RF Input Operating Frequency		45		550	MHz
fosc	Oscillator Input Operating Frequency		5		22	MHz
f_{ϕ}	Phase Detector Frequency				10	MHz
Pf _{IN}	Input Sensitivity	$V_{CC} = 2.65V \text{ to } 5.5V$	-10		+6	dBm
V _{OSC}	Oscillator Sensitivity	OSCIN	0.5			V _{PP}
V _{IH}	High-Level Input Voltage	*	0.7 V _{CC}			V
V _{IL}	Low-Level Input Voltage	*			0.3 V _{CC}	V
I _{IH}	High-Level Input Current (Clock, Data)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
I _{IL}	Low-Level Input Current (Clock, Data)	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μΑ
I _{IH}	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μΑ
I _{IL}		$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μΑ
I _{IH}	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
I _{IL}	Low-Level Input Current (LE, FC)	$V_{IL} = 0V, V_{CC} = 5.5V$	-100		1.0	μΑ

^{*}Except f_{IN} and OSC_{IN}


Electrical Characteristics	$V_{CC} = 2.75V$, $V_P = 2.75V$; $-40^{\circ}C < T_A < 85^{\circ}C$, except as specified (Co	ontinued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{Do-source}	Charge Pump Output Current	$V_{D_0} = V_P/2$		-2.5	-1.0	mA
I _{Do-sink}		$V_{D_0} = V_P/2$	1.0	2.5		mA
I _{Do} -Tri	Charge Pump TRI-STATE® Current	$0.5V \le V_{D_Q} \le V_P - 0.5V \ T_A = -40^{\circ}C < T_A < 85^{\circ}C$	-5.0		5.0	nA
V _{OH}	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA**}$	V _{CC} - 0.8			V
V _{OL}	Low-Level Output Voltage	I _{OL} = 1.0 mA**			0.4	V
V _{OH}	High-Level Output Voltage (OSC _{OUT})	$I_{OH} = -200 \mu A$	V _{CC} - 0.8			V
V _{OL}	Low-Level Output Voltage (OSC _{OUT})	$I_{OL} = 200 \mu\text{A}$			0.4	V
I _{OL}	Open Drain Output Current (ϕ_p)	$V_{OL} = 0.4V$	1.0			mA
I _{OH}	Open Drain Output Current (φ _p)	$V_{OH} = 2.75V$			100	μΑ
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns
t _{CWH}	Clock Pulse Width High	See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns
t _{ES}	Clock to Enable Set Up Time	See Data Input Timing	50			ns
t _{EW}	Enable Pulse Width	See Data Input Timing	50			ns

^{**}Except OSC_{OUT}

Functional Description


The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the R15 Latch, and the 18-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (prescaler select: 64/65 or 128/129). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).



TL/W/12459-1

PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) AND PRESCALER SELECT (R15 LATCH)

If the Control Bit (last bit shifted into the Data Register) is HIGH, data is transferred from the 19-bit shift register into a 14-bit latch (which sets the 14-bit R Counter) and the 1-bit R15 Latch, which sets the prescaler: 64/65 or 128/129. Serial data format is shown below.



TL/W/12459-14

14-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio R	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

1-BIT PRESCALER SELECT (R15 LATCH)

Prescaler Select P	R 15
128/129	0
64/65	1

Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 16383

R1 to R14: These bits select the divide ratio of the programmable reference divider.


C: Control bit (set to HIGH level to load R counter and R15 Latch)

Data is shifted in MSB first.

Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch, which sets the 7-bit Swallow (A) Counter, and an 11-bit latch, which sets the 11-bit programmable (B) Counter. Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127 $B \ge A$

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

TL/W/12459-15

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) $\label{eq:B} B \, \geq \, A$

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

 f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter (0 \leq A \leq 127, A \leq B)


f_{OSC}: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)

P: Preset modulus of dual modulus prescaler (64 or 128)

Functional Description (Continued)

SERIAL DATA INPUT TIMING



TL/W/12459-16

Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around $V_{CC}/2$. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ $V_{CC} = 2.7V$ and 2.6V @ $V_{CC} = 5.5V$.

Phase Characteristics

In normal operation, the FC pin is used to reverse the polarity of the phase detector. Both the internal and any external charge pump are affected.


Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set HIGH or OPEN CIRCUIT;

When VCO characteristics are like (2), FC should be set LOW. $\,$


When FC is set HIGH or OPEN CIRCUIT, the monitor pin of the phase comparator input, $\rm f_{out}$ is set to the reference divider output, $\rm f_{r}$. When FC is set LOW, $\rm f_{out}$ is set to the programmable divider output, $\rm f_{p}$.

VCO Characteristics



TL/W/12459-17

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



TL/W/12459-18


Notes: Phase difference detection range: -2π to $+2\pi$

The minimum width pump up and pump down current pulses occur at the D_0 pin when the loop is locked.

FC = HIGH


Analog Switch

The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the D_0 pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



Typical Crystal Oscillator Circuit


A typical circuit which can be used to implement a crystal oscillator is shown below.




Typical Lock Detect Circuit

A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.

TL/W/12459-19




Typical Application Example



Operational Notes:

- R_{IN} increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10 Ω to 200 Ω depending on the VCO power level. $f_{\mbox{\footnotesize{IN}}}$ RF impedance ranges from 40Ω to $100\Omega.$
- *** 50 Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC $_{\rm IN}$ may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)



Application Hints:

Proper use of grounds and bypass capacitors is essential to achieve a high level of performance.

Crosstalk between pins can be reduced by careful board layout.

This is an electrostatic sensitive device. It should be handled only at static free work stations.

Application Information

LOOP FILTER DESIGN

A block diagram of the basic phase locked loop is shown.





FIGURE 1. Basic Charge Pump Phase Locked Loop

TL/W/12459-24

An example of a passive loop filter configuration, including the transfer function of the loop filter, is shown in Figure 2.



s (C2 • R2) + 1

TL/W/12459-25

$$Z(s) = \frac{s (C2 \bullet R2) + 1}{s^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$

FIGURE 2. 2nd Order Passive Filter


Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting

$$T2 = R2 \bullet C2 \tag{1a}$$

and

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
 (1b)


The PLL linear model control circuit is shown along with the open loop transfer function in Figure 3. Using the phase detector and VCO gain constants [K ϕ and K_{VCO}] and the loop filter transfer function [Z(s)], the open loop Bode plot can be calculated. The loop bandwidth is shown on the Bode plot (ωp) as the point of unity gain. The phase margin is shown to be the difference between the phase at the unity gain point and -180° .



TL/W/12459-27

Open Loop Gain =
$$\theta_i/\theta_e$$
 = H(s) G(s)
= K ϕ Z(s) K_{VCO}/Ns

Closed Loop Gain = θ_0/θ_i = G(s)/[1 + H(s) G(s)]



TL/W/12459-26

FIGURE 3. Open Loop Transfer Function

Thus we can calculate the 3rd order PLL Open Loop Gain in terms of frequency

$$\left. \mathsf{G}(s) \bullet \mathsf{H}(s) \right|_{S \ = \ j \bullet \ \omega} = \frac{- \, \mathsf{K} \varphi \bullet \mathsf{K}_{VCO} \left(1 \ + \ j \omega \bullet \mathsf{T2} \right)}{\omega^2 \mathsf{C1} \bullet \mathsf{N} (1 \ + \ j \omega \bullet \mathsf{T1})} \bullet \frac{\mathsf{T1}}{\mathsf{T2}} \quad (2)$$

From equation 2 we can see that the phase term will be dependent on the single pole and zero such that

$$\varphi(\omega)=\tan^{-1}\left(\omega\bullet T2\right)-\tan^{-1}\left(\omega\bullet T1\right)+180^{\circ}\quad \mbox{(3)}$$
 By setting

$$\frac{d\phi}{d\omega} = \frac{T2}{1 + (\omega \bullet T2)^2} - \frac{T1}{1 + (\omega \bullet T1)^2} = 0 \tag{4}$$

we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5.

$$\omega_{p} = 1/\sqrt{T2 \bullet T1} \tag{5}$$

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{\mathsf{K} \phi \bullet \mathsf{K}_{\mathsf{VCO}} \bullet \mathsf{T1}}{\omega_{\mathsf{p}}^2 \bullet \mathsf{N} \bullet \mathsf{T2}} \bigg\| \frac{(1 + j\omega_{\mathsf{p}} \bullet \mathsf{T2})}{(1 + j\omega_{\mathsf{p}} \bullet \mathsf{T1})} \bigg\| \tag{6}$$

Application Information (Continued)

Therefore, if we specify the loop bandwidth, ω_{p} , and the phase margin, ϕ_p , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec\phi_p - \tan\phi_p}{\omega_p} \tag{7}$$

$$T2 = \frac{1}{\omega_p^2 \bullet T1} \tag{8}$$

$$T2 = \frac{1}{\omega_0^2 \cdot T1} \tag{8}$$

From the time constants T1, and T2, and the loop bandwidth, $\omega_{\rm p}$, the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\varphi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}} \tag{9}$$

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{T2}{C2} \tag{11}$$

Voltage Controlled Oscillator (VCO) K_{VCO} (MHz/V) Tuning Voltage constant. The fre-

quency vs voltage tuning ratio. Kφ (mA) Phase detector/charge pump gain constant. The ratio of the current out-

put to the input phase differential. Main divider ratio. Equal to RF_{opt}/f_{ref} RFopt (MHz) Radio Frequency output of the VCO at

which the loop filter is optimized. f_{ref} (kHz) Frequency of the phase detector in-

puts. Usually equivalent to the RF channel spacing.

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in Figure 4. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

ATTEN =
$$20 \log[(2\pi f_{ref} \cdot R3 \cdot C3)^2 + 1]$$
 (12)

Defining the additional time constant as

$$T3 = R3 \bullet C3 \tag{13}$$

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN/20}} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
 (14)

We then use the calculated value for loop bandwidth ω_{C} in equation 11, to determine the loop filter component values in equations 15-17. ω_{C} is slightly less than ω_{p} , therefore the frequency jump lock time will increase.

$$T2 = \frac{1}{\omega_{\rm c}^2 \bullet (T1 + T3)} \tag{15}$$

$$\omega_{c} = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^{2} + T1 \bullet T3]} \bullet \left[\sqrt{1 + \frac{(T1 + T3)^{2} + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)]^{2}}} - 1 \right]$$
 (16)

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_{c}^{2} \bullet N} \bullet \left[\frac{(1 + \omega_{c}^{2} \bullet T2^{2})}{(1 + \omega_{c}^{2} \bullet T1^{2})(1 + \omega_{c}^{2} \bullet T3^{2})} \right]^{1/2}$$
(17)

Application Information (Continued)

EXTERNAL CHARGE PUMP

The LMX PLLatinum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals ϕ_D and ϕ_r in the diagram, correspond to the phase detector outputs of the LMX2305 frequency synthesizer. These logic signals are converted into current pulses, using the circuitry shown in Figure 9, to enable either charging or discharging of the loop filter components to control the output frequency of the

Referring to Figure 9, the design goal is to generate a 5 mA current which is relatively constant to within 0.5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The ϕp and ϕr outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV < R8, 5, due to the current density differences {0.026*1n (5 mA/1 mA)} through the Q1, Q2/Q3, Q4 pairs.

In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V_{OL} drop of ϕp , and the V_{OH} drop of ϕ r's under 1 mA loads. (ϕ p's V_{OL} < 0.1V and ϕ r's $V_{OH} < 0.1V.$

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.

$$\begin{split} R_4 &= \frac{V_{R5} - V_T \bullet In \left(\frac{i_{source}}{i_{p\,max}}\right)}{i_{source}} \\ R_9 &= \frac{V_{R8} - V_T \bullet In \left(\frac{i_{sink}}{i_{n\,max}}\right)}{i_{sink}} \\ R_5 &= \frac{V_{R5}}{i_{p\,max}} \\ R_8 &= \frac{V_{R8}}{i_{r\,max}} \\ R_6 &= \frac{(V_p - V_{VOL\varphi p}) - (V_{R5} + V_f p)}{i_{p\,max}} \\ R_7 &= \frac{(V_p - V_{VOH\varphi r}) - (V_{R8} + V_f n)}{i_{p\,max}} \end{split}$$

EXAMPLE

Typical Device Parameters $\beta_n = 100, \beta_p = 50$

Design Parameters

Typical System Parameters $V_P = 5.0V$;

 $V_{cntl} = 0.5V - 4.5V;$

 $V_{dp} = 0.0V; V_{dr} = 5.0V$ $I_{SINK} = I_{SOURCE} = 5.0 \text{ mA};$

 $V_{fn} = V_{fp} = 0.8V$

 $I_{rmax} = I_{pmax} = 1 \text{ mA}$

 $V_{R8} = V_{R5} = 0.3V$

 $V_{OL \phi p} = V_{OH \phi r} = 100 \text{ mV}$




FIGURE 9

Therefore select

$$R_4 = R_9 = \frac{0.3V - 0.026 \cdot 1n(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6\Omega$$

$$R_5 = \frac{0.3V}{1.0 \text{ mA}} = 300\Omega$$

$$R_8 = \frac{0.3V}{1.0 \text{ mA}} = 300\Omega$$

$$R_6 = R_7 = \frac{(5V - 0.1V) - (0.3V + 0.8V)}{1.0 \text{ mA}} = 3.8 \text{ k}\Omega$$

Physical Dimensions inches (millimeters) unless otherwise noted DIMENSIONS METRIC ONLY 7.72 4.16 6.5 ± 0.1 -A-20 LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 4.4 ± 0.1 0.25 -B-3.2 SEATING PLANE 0.6 ± 0.1 DETAIL A △ 0.2 C B A TYPICAL SEE DETAIL D ALL LEAD TIPS (0.90)△ 0.1 C ALL LEAD TIPS 1.1 MAX -C-0.09-0.20 0.65 TYP 0.10 ± 0.05 TYP 0.19 - 0.30 TYP Φ 0.13 M B (S) c (S) Α MTC20 (REV.C) **NS Package Number MTC20** 20-Lead (0.173" Wide) Thin Shrink Small Outline Package (TM)

Order Number LMX2305TM For Tape and Reel Order Number LMX2305TMX (2500 Units per Reel)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Fax: +49 (0) 180-530 85 86

National Semiconductor Southeast Asia Fax: (852) 2376 3901 Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-7561 Fax: 81-3-5620-6179

Americas Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 Email: support@nsc.com

http://www.national.com

Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85
English Tel: +49 (0) 180-532 78 32
Français Tel: +49 (0) 180-532 93 58
Italiano Tel: +49 (0) 180-534 16 80