# 查询LMX2353供应商



PRELIMINARY

June 1999

National Semiconductor

# LMX2353 PLLatinum<sup>™</sup> Fractional N Single 2.5 GHz Frequency **Synthesizer**

# **General Description**

The LMX2353 is a monolithic integrated fractional N frequency synthesizer, designed to be used in a local oscillator subsystem for a radio transceiver. It is fabricated using National's 0.5µ ABiC V silicon BiCMOS process. The LMX2353 contains dual modulus prescalers along with modulo 15 or 16 fractional compensation circuitry in the N divider. A 16/17 or 32/33 prescale ratio can be selected for the LMX2353. Using a fractional N phase locked loop technique, the LMX2353 can generate very stable low noise control signals for UHF and VHF voltage controlled oscillators (VCO's).


The LMX2353 has a highly flexible 16 level programmable charge pump supplies output current magnitudes from 100 µA to 1.6 mA. Serial data is transferred into the LMX2353 via a three wire interface (Data, LE, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2353 features very low current consumption; typically 4.5 mA at 3.0V. The LMX2353 is available in a 16-pin TSSOP or a 16-pad CSP surface mount plastic package.

### Features

- 2.7V 5.5V operation
- Low Current Consumption
- $I_{CC} = 4.5 \text{ mA typ} @ V_{CC} = 3.0 \text{V}$ Programmable or Logical Power Down Mode
- $I_{CC} = 5 \ \mu A \ typ @ V_{CC} = 3.0V$ Modulo 15 or 16 fractional N divider
- Supports ratios of 1, 2, 3, 4, 5, 8, 15, or 16 Programmable charge pump current levels
- 100 µA to 1.6 mA in 100 µA steps
- Digital Filtered Lock Detect

# Applications


- Portable wireless communications (PCS/PCN, cordless)
- Zero blind slot TDMA systems
- Cellular and Cordless telephone systems
- Spread spectrum communication systems (CDMA)



© 1999 National Semiconductor Corporation DS101124



MX2353 PLLatinum Fractional N Single 2.5



www.national.com

Absolute Maximum Rat If Military/Aerospace specified de please contact the National Semicor Distributors for availability and spe	vices are required, iductor Sales Office/
Power Supply Voltage	
V <sub>cc</sub>	-0.3V to 6.5V
Vp	-0.3V to 6.5V
Voltage on any pin with	
$GND = 0V (V_1)$	–0.3V to V <sub>CC</sub> +0.3V
Storage Temperature Range (T <sub>S</sub> )	–65°C to +150°C

Lead Temperature (solder, 4 sec.)  $(T_L)$ 

ESD - Human Body Model (Note 2)

# Recommended Operating Conditions

Power Supply Voltage V<sub>CC</sub>

Vp

2.7V to 5.5V
$V_{CC}$ to 5.5V
-40°C to +85°C

vice is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done at ESD free workstations.

Querra have	Banamatan	Que ditions	Value						
Symbol	Parameter	Conditions	Min	Тур	Max	Uni			
GENERAL									
I <sub>cc</sub>	Power Supply Current			4.5		mA			
I <sub>CC-PWDN</sub>	Power Down Current	CE = LOW		5		μA			
f <sub>IN</sub>	RF Operating Frequency	(Note 3)	0.5		2.5	GH:			
f <sub>osc</sub>	Oscillator Frequency	(Note 3)	2		50	MH			
fφ	Phase Detector Frequency				10	MH			
Pf <sub>IN</sub>	RF Input Sensitivity	$V_{CC} = 3.0V$	-15		0	dBn			
		$V_{CC} = 5.0 V$	-10		0	dBn			
Vosc	Oscillator Sensitivity	OSC <sub>IN</sub>	0.5		V <sub>cc</sub>	V <sub>PF</sub>			
CHARGE PU	IMP								
ICP <sub>o-source</sub>	Charge Pump Output Current	VCP <sub>o</sub> = Vp/2, CP_WORD = 0000		-100		μA			
ICP <sub>o-sink</sub>		VCP <sub>o</sub> = Vp/2, CP_WORD = 0000		100		μA			
ICP <sub>o-source</sub>		VCP <sub>o</sub> = Vp/2, CP_WORD = 1111		-1.6		mA			
ICP <sub>o-sink</sub>		VCP <sub>o</sub> = Vp/2, CP_WORD = 1111		1.6		mA			
ICP <sub>o-TRI</sub>	Charge Pump TRI-STATE Current	$0.5 \le VCP_o \le Vp - 0.5,$ -40°C < T <sub>A</sub> < 85°C		500		pА			
ICP <sub>o-sink</sub> vs ICP <sub>o-source</sub>	CP Sink vs Source Mismatch	$VCP_o = Vp/2, T_A = 25^{\circ}C$		3		%			
ICP <sub>o</sub> vs VCP <sub>o</sub>	CP Current vs Voltage	$0.5 \le \text{VCP}_{o} \le \text{Vp} - 0.5, \text{ T}_{A} = 25^{\circ}\text{C}$		8		%			
ICP <sub>o</sub> vs T	CP Current vs Temperature	$VCP_{o} = Vp/2, -40^{\circ}C < T_{A} < 85^{\circ}C$		8		%			
VOLTAGE D	OUBLER					1			
V <sub>D-ON</sub>	Voltage Doubler Turn on Time	$\begin{array}{l} \text{OSC}_{\text{IN}} = 10 \text{ MHz},  \text{C}_{\text{ext}} = 0.1  \mu\text{F} \\ \text{V}_{\text{P}} \text{ Settled to within } \pm 10\% \end{array}$		TBD		μs			
V <sub>CPO</sub>	Charge Pump Output Voltage	$2.7V \le V_{CC} \le 3.3V$ , Doubler Enabled		2 x V <sub>CC</sub> - 1.0		V			
V <sub>P DOUBLER</sub>	Doubler Voltage at V <sub>P</sub> Pin	$2.7V \le V_{CC} \le 3.3V$ , Doubler Enabled		2 x V <sub>CC</sub> - 0.5		V			
DIGITAL INT	ERFACE (DATA, CLK, LE, EN, F	CLD)							
V <sub>IH</sub>	High-Level Input Voltage	(Note 4)	0.8 x V <sub>CC</sub>			V			
V <sub>IL</sub>	Low-Level Input Voltage	(Note 4)			0.2 x V <sub>CC</sub>	V			

# **Electrical Characteristics** ( $V_{CC}$ = Vp = 3.0V; -40°C < $T_A$ < 85°C except as specified).

+260°C

2 kV

Cumhal	Parameter	Conditions		Value		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DIGITAL IN	TERFACE (DATA, CLK, LE, EN, F	F <sub>o</sub> LD)				
I <sub>IH</sub>	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$ , (Note 4)	-1.0		1.0	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0, V <sub>CC</sub> = 5.5V, (Note 4)	-1.0		1.0	μA
I <sub>IH</sub>	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μA
I <sub>IL</sub>	Oscillator Input Current	$V_{IL} = 0, V_{CC} = 5.5V$	-100			μA
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 0.4			V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 500 μA			0.4	V
MICROWIRE	TIMING					
t <sub>cs</sub>	Data to Clock Setup Time	See Data Input Timing	50			ns
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	10			ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Load Enable Setup Time	See Data Input Timing	50			ns
t <sub>EW</sub>	Load Enable Pulse Width	See Data Input Timing	50			ns

Note 3: Minimum operating frequencies are not production tested — only characterized. Note 4: Except f<sub>IN</sub> and OSC<sub>IN</sub>.

### **1.0 Functional Description**

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2353, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R counter to obtain a frequency that sets the comparison frequency. This reference signal, fr, is then presented to the input of a phase/frequency detector and compared with another signal, fp, the feedback signal, which was obtained by dividing the VCO frequency down by way of the N counter and fractional circuitry. The phase/frequency detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The phase/frequency comparator's function is to adjust the voltage presented to the VCO until the feedback signal's frequency (and phase) match that of the reference signal. When this "phase-locked" condition exists, the RF VCO's frequency will be N+F times that of the comparison frequency, where N is the integer divide ratio and F is the fractional component. The fractional synthesis allows the phase detector frequency to be increased while maintaining the same frequency step size for channel selection. The division value N is thereby reduced giving a lower phase noise referred to the phase detector input, and the comparison frequency is increased allowing faster switching times.

#### **1.1 REFERENCE OSCILLATOR INPUT**

The reference oscillator frequency for the PLL is provided by an external reference TCXO through the  $OSC_{in}$  pin.  $OSC_{in}$  block can operate to 50 MHz with a minimum input sensitivity of 0.5 V<sub>pp</sub>. The inputs have a V<sub>CC</sub>/2 input threshold and can be driven from an external CMOS or TTL logic gate.

#### **1.2 REFERENCE DIVIDER (R-COUNTER)**

The R-counter is clocked through the oscillator block. The maximum frequency is 50 MHz. The R-counter is CMOS design and 15-bit in length with programmable divider ratio from 3 to 32,767.

#### **1.3 FEEDBACK DIVIDER (N-COUNTER)**

The N counter is clocked by the small signal  $f_{IN}$  input pin. The N counter is 19 bits with 15 bits integer divide and 4 bits fractional. The integer part is configured as a 5-bit A counter and a 10-bit B counter. The LMX2353 is capable of operating from 500 MHz to 1.2 GHz with the 16/17 prescaler offering a continuous integer divide range from 272 to 16399, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler offering a continuous integer divide range from 1056 to 32767. The fractional compensation is programmable in either 1/15 or 1/16 modes.

#### 1.3.1 Prescaler

The RF input to the prescaler consist of  $f_{IN}$  and  $f_{iNB}$ ; which are complimentary inputs to a differential pair amplifier. The complimentary input is internally coupled to ground with a 10 pF capacitor. This input is typically AC coupled to ground through external capacitors as well. A 16/17 or 32/33 prescaler ratio can be selected.

# 1.0 Functional Description (Continued)

#### 1.3.2 Fractional Compensation

The fractional compensation circuitry in the N divider allows the user to adjust the VCO's tuning resolution in 1/16 or 1/15 increments of the phase detector comparison frequency. A 4-bit register is programmed with the fractions desired numerator, while another bit selects between fractional 15 and 16 modulo base denominator. An integer average is accomplished by using a 4-bit accumulator. A variable phase delay stage compensates for the accumulated integer phase error, minimizing the charge pump duty cycle, and reducing spurious levels. This technique eliminates the need for compensation current injection in to the loop filter. Overflow signals generated by the accumulator are equivalent to 1 full VCO cycle, and result in a pulse swallow.

#### 1.4 PHASE/FREQUENCY DETECTOR

The phase/frequency detector is driven from the N and R counter outputs. The maximum frequency at the phase detector input is about 2 MHz for some high frequency VCO due to the minimum continuous divide ratio of the dual modulus prescaler. For example, if the VCO output frequency is 1.984 GHz, the maximum phase detector input frequency is 2 MHz because the minimum continuous divide ratio with 32/33 prescaler is 1056. The phase detector outputs control the charge pumps. The polarity of the pump-up or pump-down control is programmed using PD\_POL depending on whether the VCO characteristics are positive or negative. The phase detector also receives a feedback signal from the charge pump, in order to eliminate dead zone.

#### 1.5 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then integrates into the VCO's control voltage. The charge pump steers the charge pump output  $CP_o$  to  $V_{CC}$  (pump-up) or Ground (pump-down). When locked,  $CP_o$  is primarily in a TRI-STATE mode with small corrections. The charge pump output current magnitude can be selected from 100  $\mu$ A to 1.6 mA by programming the **CP\_WORD** bits.

#### 1.6 VOLTAGE DOUBLER

The V<sub>p</sub> pin is normally driven from an external power supply over a range of V<sub>CC</sub> to 5.5V to provide current for the RF charge pump circuit. An internal voltage doubler circuit connected between the V<sub>CC</sub> and V<sub>p</sub> supply pins alternately allows V<sub>CC</sub> = 3V (±10%) users to run the RF charge pump circuit at close to twice the V<sub>CC</sub> power supply voltage. The Voltage doubler mode is enabled by setting the V2\_EN bit (R[20]) to a HIGH level. The average delivery current of the doubler is less than the instantaneous current demand of the RF charge pump when active and is thus not capable of sustaining a continuous out of lock condition. A large external capacitor connected to V<sub>p</sub> ( $\approx 0.1 \,\mu$ F) is therefore needed to control power supply droop when changing frequencies.

#### 1.7 MICROWIRE™ SERIAL INTERFACE

The programmable functions are accessed through the MICROWIRE serial interface. The interface is made of three functions: clock, data and latch enable (LE). Serial data for the various counters is clocked in from data on the rising edge of clock, into the 24-bit shift register. Data is entered MSB first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by address bits). A complete programming description is included in the following sections.

#### 1.8 Lock Detect Output

A digital filtered lock detect function is included with each phase detector through an internal digital filter to produce a logic level output available on the FoLD output pin if selected. The lock detect output is high when the error between the phase detector inputs is less than 15 ns for 5 consecutive comparison cycles. The lock detect output is low when the error between the phase detector inputs is more than 30 ns for one comparison cycle. An analog lock detect status generated from the phase detector is also available on the FoLD output pin, if selected. The lock detect output goes high when the charge pump is inactive. It goes low when the charge pump is active during a comparison cycle. When a PLL is in power down mode, the respective lock detect output is always low.

#### 1.9 OUT0/OUT1 Output Modes (Fastlock & CMOS Output Modes)

The OUT\_0 and OUT\_1 pins are normally used as general purpose CMOS outputs or as part of a fastlock scheme. There is also a production test mode that overrides the other two normal modes when activated. The selection of these modes is determined by the 4 bit CMOS register ( $F2_{15}-18$ ) described in Table 2.5.3.

The fastlock mode allows the user to open up the loop bandwidth momentarily while acquiring lock by increasing the charge pump output current magnitude while simultaneously switching in a second resistor element to ground via the OUT0 output pin. The loop will lock faster without any additional stability considerations as the phase margin remains constant.

The loop bandwidth during fastlock can be opened up by as much as a factor of 4. The amount of bandwidth increase is a function of the square root of the charge pump current increase. The maximum charge pump current ratio results from switching the charge pump current between 100 µA and 1.6 mA. The damping resistor ratio for these two charge pump current setting changes by the reciprocal of the bandwidth change. In the 4 to 1 bandwidth scenerio, the resulting damping resistor value would be 1/4th of the steady state value. This would be achieved by switching 3 more identical resistors in parallel with the first to ground through the OUT\_0 pin.

# 1.0 Functional Description (Continued)

#### **1.10 POWER CONTROL**

The PLL is power controlled by the device enable pin (CE) or MICROWIRE power down bit. The enable pin overrides the power down bit *except for the V2\_EN bit.* When CE is high, the power down bit determines the state of power control. Activation of any PLL power down mode results in the disabling of the N counter and de-biasing of  $f_{\rm IN}$  input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The reference oscillator block powers down and the OSCin pin reverts to a high impedance state when CE or power down bit's are asserted, *unless the V2\_EN bit (R[20]) is high.* Power down forces the charge pump and phase comparator logic to a TRI-STATE condition. A power down counter reset function resets both N and R counters. Upon powering up the N counter resumes counting in "close" alignment with the R counter (The maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching in data during all of the power down modes.

# 2.0 Programming Description

#### 2.1 MICROWIRE INTERFACE

The LMX2353 register set can be accessed through the MICROWIRE interface. A 24-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a 24-bit DATA[21:0] field and a 2-bit ADDRESS[1:0] field as shown below. The address field is used to decode the internal register address. Data is clocked into the shift register in the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Latch Enable (LE) signal, data stored in the shift register is loaded into the addressed latch.

MSB		LSB
DATA[21:0]		ADDRESS[1:0]
23 2	1	0

#### 2.1.1 Registers' Address Map

When Latch Enable (LE) is transitioned high, data is transferred from the 24-bit shift register into the appropriate latch depending on the state of the ADDRESS[1:0] bits. A multiplexing circuit decodes these address bits and writes the data field to the corresponding internal register.

ADDRE	SS[1:0]	REGISTER
FIE	LD	ADDRESSED
0	0	F1 Register
0	1	F2 Register
1	0	R Register
1	1	N Register

With the contract of the section of t	NIFT REGISTER BIT LOCATION     SHIFT REGISTER BIT LOCATION     A BIT   JI   J
SHIFT REGISTER BIT LOCATION   SHIFT REGISTER BIT LOCATION   SHIFT REGISTER BIT LOCATION   O 13 12 11 10 9 8 7 6 5 4 3   2:0] These bits should be set to zero   These bits should be set to zero   CMOS[3:0]   These bits should be set to zero   CMOS[3:0]   These bits should be set to zero   CMOS[3:0]   CMOS[3:0]   These bits should be set to zero   CMOS[3:0]   R_17 R_14 R_11 R_10 R_2 F2 F2 F2 F2 F2 <th< th=""><th><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></th></th<>	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
0   19   18     [2:0]   18   12     -18   F1-17   F1-16     -18   F2-17   F2-16     -18   R-177   R-16     -18   R-177   R-16	20   19   18     212:0]   18   18     212:0]   CMOS(3:0)   CMOS(3:0)     2:18   F2_17   F2_16     CMOS(4:0)   CMOS(4:0)   CONOS(4:0)     2:18   F2_17   F2_16     CP_WORD(4:0)   CMOS(4:0)   CMOS(4:0)     C18   R_17   R_16     C18   R_17   N_16     .0   .0   .0
gmiticant Bit   22   21     22   21   21     16   26   21     16   26   21     16   21   21     17   20   21     18   20   21     19   1   21     0   MODE   21     V2   22   21     N20   N_19   3     Sestimo the bit for zero   2	Registers' Truth Table     fost Significant Bit     23   22   21     23   22   21     0   FRAC   Fol     0   16   F16     12   F1-20   F1-19     0   0   PWDN-     0   0   PWDN-     0   0   MDD-     0DE   EN   V2     01C   EN   V2     0.1   N_20   N_19
gnificar 22 22 22 22 16 16 16 16 16 16 120 8 22 120 8 22 120 8 22 120 8 22 8 22	Registers' T     lost Significat     23   22     23   22     0   FRAC     0   FRAC     0   16     1:121   F1-20     0:10E   EN     0:12:2:1   F2-20     0:10:E   EN     0:10:E   EN     0:10:E   EN     0:10:E   N20     0:10:E   N20
	Alost S   23     23   23     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21     21   21

#### 2.2 R REGISTER

.

If the ADDRESS[1:0] field is set to 1 0 data is transferred from the 24-bit shift register into the R register which sets the PLL' s 15-bit R-counter divide ratio when Latch Enable (LE) signal goes high. The divide ratio is put into the R\_CNTR[14:0] field and is described in section 2.2.1. The divider ratio must be  $\geq$  3. The bits used to control the voltage doubler (V2\_EN), Delay Lock Loop, (DLL\_MODE), Charge Pump (CP\_WORD) are detailed in section 2.2.2 -2.2.4 below.

Most Si	ignific	ant E	Bit					SHIFT REGISTER BIT LOCATION Least Sig								Significa	ignificant Bit						
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data Field									Addres	s Field													
DLL_	V2_		CP \	NORE	0[4:0]			R_CNTR[14:0]															
MODE	EN				.[]										-1							1	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	'	0
21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0		

#### 2.2.1 Reference Divide Ratio (R\_CNTR)

If the ADDRESS[1:0] field is set to 1 0 data is transferred MSB first from the 24-bit shift register into a latch which sets the 15-bit R Counter, R\_CNTR[14:0]. Serial data format is shown below.

		R_CNTR[14:0]													
Divide Ratio	R_14	R_13	R_12	R_11	R_10	R_9	R_8	R_7	R_6	R_5	R_4	R_3	R_2	R_1	R_0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	٠	٠	•	•	•	٠	•	•
32,767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: R-counter divide ratio must be from 3 to 32,767.

#### 2.2.2 V2\_EN (R\_20)

The V2\_EN bit when set high enables the voltage doubler for the charge pump supply.

Bit	Location	Function	0	1
V2_EN	R_20	Voltage Doubler Enable	Disable	Enabled

#### 2.2.3 DLL\_MODE (R\_21)

The DLL\_MODE bit should be set to 1 for normal usage.

Bit	Location	Function	0	1
DLL_MODE	R_21	Delay Line Loop Calibration Mode	Slow	Fast

#### 2.2.4 CP\_WORD (R\_15-R\_19)


R_19	R_18	R_17	R_16	R_15
CP_8X	CP_4X	CP_2X	CP_1X	PD_POL

#### 2.2.4.1 Charge Pump Output Truth Table

	R_19	R_18	R_17	R_16
ICP <sub>ο</sub> μΑ (typ)	CP_8X	CP_4X	CP_2X	CP_1X
100	0	0	0	0
200	0	0	0	1
300	0	0	1	0
400	0	0	1	1
-	-	-	-	-
900	1	0	0	0
-	-	-	-	-
1600	1	1	1	1

#### 2.2.4.2 Phase Detector Polarity (PD\_POL)

Depending upon VCO characteristics, the PD\_POL (R\_15) bit should be set accordingly: When VCO characteristics are positive like (1), PD\_POL should be set HIGH; When VCO characteristics are negative like (2), PD\_POL should be set LOW.



(2)

#### 2.3 N REGISTER

.

If the ADDRESS[1:0] field is set to 1 1, data is transferred from the 24-bit shift register into the N register which sets the PLL's 19-bit N-counter, prescaler value, counter reset, and power-down bit. The 19-bit N counter consists of a 4-bit fractional numerator, FRAC\_CNTR[3:0], a 5-bit swallow counter, A\_CNTR[4:0], and a 10-bit programmable counter, B\_CNTR[9:0]. Serial data format is show below. The divide ratio (NB\_CNTR) must be  $\geq$  3, and must be  $\geq$  swallow counter +2; NB\_CNTR  $\geq$  (NA\_CNTR +2).

VCO INPUT VOLTAGE DS101124-4

Most	Signif	icant I	Bit	t SHIFT REGISTER BIT LOCATION Least Si										ignifica	nt Bit								
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data Field										Addres	s Field												
CTL_	WOR	D[2:0]				NE	3_CN	TR[9:0	D]				Ν	VA_C	CNT	R[4:0	]	FRA	AC_C	NTR[	3:0]		
Ν	Ν	N	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	1	1
_21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0		

#### 2.3.1 CTL\_WORD (N\_19 - N\_21)

N_21	N_20	N_19
CNT_RST	PWDN	PRESC_SEL

#### 2.3.2 Control Word Truth Table

Bit	Location	Function	0	1		
PRESC SEL	N 19	Prescaler Modulus Select	16/17	32/33		
TREOU_DEE	N_10		(0.5 GHz to 1.2 GHz)	(1.2 GHz to 2.5 GHz)		
PWDN	N_20	Power Down	Powered Up	Powered Down		
CNT RST	N 21	Counter Reset	Normal	Reset		
CNT_KST	IN_2 I	Counter Reset	Operation	Reset		
PWDN MODE	F2 19	Power Down Mode Select	Asynchronous	Synchronous		
I WEN_WODE	12_19	1 Gwei Down Mode Select	Power Down	Power Down		

#### 2.3.2.1 Counter Reset (CNT\_RST)

The Counter Reset enable bit when activated allows the reset of both N and R counters. Upon removal of the reset bit, the N counter resumes counting in "close" alignment with the R counter (the maximum error is one prescaler cycle).

#### 2.3.2.2 Power Down (PWDN)

Activation of the PLL PWDN bit results in the disabling of the N counter divider and de-biasing of the  $f_{IN}$  input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The OSCin pin reverts to a high impedance state as well during power down. Power down forces the charge pump and phase comparator logic to a TRI-STATE condition. The MICROWIRE control register remains active and capable of loading and latching in data during all of the power down modes.

#### 2.3.2.3 Prescaler Modulus Select (PRESC\_SEL)

The PRESC\_SEL bit is used to set the RF prescaler modulus value. The LMX2353 is capable of operating from 500 MHz to 1.2 GHz with the 16/17 prescaler, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler selection.

2.3.2.4 Power Down Mode (PWDN\_MODE)

#### Synchronous Power Down Mode

.

The PLL loop can be synchronously powered down by setting the PWDN mode bit HIGH ( $F2_19=1$ ) and then asserting the power down mode bit (N20 = 1). The power down function is gated by the charge pump. Once the power down program bit is loaded, the part will go into power down mode upon the completion of a charge pump pulse event.

#### Asynchronous Power Down Mode

The PLL loop can be asynchronously powered down by setting the PWDN mode bit LOW (F2\_19=0) and then asserting the power down mode bit (N20 = 1). The power down function is NOT gated by the charge pump. Once the power down program bit is loaded, the part will go into power down mode immediately.

		NB_CNTR[9:0]									
Divide Ratio	N_18	N_17	N_16	N_15	N_14	N_13	N_12	N_11	N_10	N_9	
3	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	٠	•	•	•	•	
1023	1	1	1	1	1	1	1	1	1	1	

Note: B-counter divide ratio must be  $\ge$  3.

 $NB_CNTR \ge (NA_CNTR +2).$ 

#### 2.3.4 Swallow Counter Divide Ratio (NA Counter)

		NB_CNTR[4:0]										
Divide Ratio	N_8	N_7	N_6	N_5	N_4							
0	0	0	0	0	0							
1	0	0	0	0	1							
•	•	•	•	•	•							
31	1	1	1	1	1							

Note: Swallow Counter Value: 0 to 31.

 $\mathsf{NB\_CNTR} \geq (\mathsf{NA\_CNTR} \ \texttt{+2}).$ 

#### 2.3.5 Fractional Modulus Accumulator (FRAC\_CNTR)

Divide Ratio	Divide Ratio	FRAC_CNTR[3:0]								
Modulus 15	Modulus 16	N_3	N_2	N_1	N_0					
0	0	0	0	0	0					
1/15	1/16	0	0	0	1					
2/15	2/16	0	0	1	0					
•	•	•	•	•	•					
14/15	14/16	1	1	1	0					
N/A	15/16	1	1	1	1					

#### 2.3.6 Pulse Swallow Function

 $f_{\rm VCO}$  = [N+F] x [f\_{\rm OSC}/R] where N = (PxB) + A

 $f_{\text{VCO}}$ : Output frequency of external voltage controlled oscillator (VCO)

F: Fractional ratio (contents of FRAC\_CNTR divided by the fractional modulus)

B: Preset divide ratio of binary 10-bit programmable counter (3 to 1023)

A: Preset divide ratio of binary 5-bit swallow counter

0 < A < 31 {P=32};

0 < A < 15 {P=16};

A +2 < B

f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator

- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
- P: Preset modulus of dual modulus prescaler (P = 16 or 32)

#### 2.4 F1 REGISTER

. .

If the ADDRESS[1:0] field is set to 0 0, data is transferred from the 24-bit shift register into the F1 register when Latch Enable (LE) signal goes high . The F1 register sets the fractional divider denominator FRAC\_16 bit and  $F_{out}$  Lock Dectect output  $F_oLD$  word. The rest of the bits F1\_0 - F1\_16, and F1\_21 are Don't Care.

Mos	t Signifi	cant	Bit			SHIFT REGISTER BIT LOCATION Least Signi									Significa	ant Bit							
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									Data I	Field												Addres	s Field
0	FRAC		F <sub>o</sub> LD						т	hese I	nite et	ould	ha	sot to	) 70r	0							
0	_16									lese i	5115 51	iouiu	De :			0						0	0
F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	0	
_21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0		

Note:0 denotes setting the bit to zero.

#### 2.4.1 FRAC\_16

The FRAC\_16 bit is used to set the fractional compensation at either 1/16 or 1/15 resolution. When FRAC\_16 bit is set to one, the fractional modulus is set to 1/16 resolution, and FRAC\_16 = 0 corresponds to 1/15. See section 2.3.5 for fractional divider values.

E	Bit	Location	Function	0	1
FRA	C_16	F1_20	Fractional Modulus	1/15	1/16

#### 2.4.2 F<sub>o</sub>LD

The  $F_oLD$  word is used to set the function of the Lock Detect output pin according to the Table 2.4.2.1 below. Open drain lock detect output is provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pin is HIGH, with narrow pulses LOW. See typical Lock detect timing in section 2.4.2.4.


#### 2.4.2.1 FoLD Programming Truth Table

F1_19	F1_18	F1_17	F <sub>o</sub> LD Output State
0	0	0	Analog Lock Detect (Open Drain)
0	0	1	Reserved
0	1	0	Digital Lock Detect
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	N Divider Output
1	1	1	R Divider Output


Reserved - Denotes a disallowed programming condition.

#### 2.4.2.2 Lock Detect (LD) Digital Filter

The LD Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (Lock = HIGH) the phase error must be less than the 15 ns RC delay for 5 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked state (Lock = LOW), the phase error must become greater than the 30 ns RC delay. If the PLL is unlocked, the lock detect output will be forced LOW. A flow chart of the digital filter is shown next.



www.national.com




FASTLOCK MODE: The Fastlock bit (F2\_18) selects between the general purpose CMOS output or fastlock modes. The fastlock mode is selected when the fastlock bit is HIGH. The fastlock mode allows the user to open up the loop bandwidth momentarily while acquiring lock by increasing the charge pump output current magnitude while simultaneously switching in a second resistor element to ground via the OUT0 output pin.

The low gain or steadystate mode for fastlocking is defined to be whenever the charge pump current selected is less than 900  $\mu$ A. The high gain or acquisition mode is defined to be whenever the charge pump current is greater or equal to 900  $\mu$ A. (The logic setting of the CP\_8X bit determines which of the two gain modes the user is in.) During the acquisition phase when the CP\_8X bit is set to a HIGH state, the OUT0 output becomes active LOW thereby altering the loop's damping resistance.

The acquisition phase is terminated by setting the CP\_8X bit LOW resulting in the OUT0 output being OFF or TRI-STATE. When in fastlock mode, the OUT\_0 and OUT\_1 bits are don't care bits, and the OUT1 output is at TRI-STATE.

TEST MODE: The OUT0/OUT1 test mode occurs when the TEST bit (F2\_17) is set HIGH. This mode is intended for NSC production test only. Selecting this mode overrides the FASTLOCK and GEN PURPOSE modes.


#### 2.5.4 Serial Data Input Timing




Notes: Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around  $V_{cc}/2$ . The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V  $@V_{CC} = 2.7V$  and 2.6V  $V_{CC} = 5.5V$ .





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.