


# LP1500SOT89

LOW NOISE, HIGH LINEARITY PACKAGED PHEMT

### FEATURES

- ◆ 27.5 dBm Output Power at 1-dB Compression at 1.8 GHz
- ♦ 17 dB Power Gain at 1.8 GHz
- ♦ 1.0 dB Noise Figure
- ♦ 44 dBm Output IP3 at 1.8 GHz
- ♦ 50% Power-Added Efficiency



## DESCRIPTION AND APPLICATIONS

The LP1500SOT89 is a packaged Aluminum Gallium Arsenide / Indium Gallium Arsenide (AlGaAs/InGaAs) pseudomorphic High Electron Mobility Transistor (pHEMT). It utilizes a 0.25 µm x 1500 µm Schottky barrier gate, defined by electron-beam photolithography. The recessed "mushroom" gate structure minimizes parasitic gate-source and gate resistance. The epitaxial structure and processing have been optimized for reliable high-power applications. The LP1500 also features Si3N4 passivation and is available in die form or in other packages.

Typical applications include drivers or output stages in PCS/Cellular amplifiers, WLL and WLAN systems, and other types of wireless infrastructure systems.

# ELECTRICAL SPECIFICATIONS @ T<sub>Ambient</sub> = 25°C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Saturated Drain-Source Current	$I_{DSS}$	$V_{DS} = 2 \text{ V}; V_{GS} = 0 \text{ V}$	FFE	W.07	50	
LP1500SOT89-1		6 4 Et 15	375	420	450	mA
LP1500SOT89-2	7 1		451	490	526	mA
LP1500SOT89-3	5 TO	nad .	527	560	600	mA
Power at 1-dB Compression	P-1dB	$V_{DS} = 5 \text{ V}; I_{DS} = 50\% I_{DSS}$	26	27.5		dBm
Power Gain at 1-dB Compression	G-1dB	$V_{DS} = 5 \text{ V}; I_{DS} = 50\% I_{DSS}$	15	17		dB
Power-Added Efficiency	PAE	$V_{DS} = 5 \text{ V}; I_{DS} = 50\%  I_{DSS}; $ $P_{IN} = 15 \text{ dBm}$		50	-Z.1	%
Noise Figure	NF	$V_{DS} = 5 \text{ V}; I_{DS} = 50\% I_{DSS}$	1244	1.0	- C.S	dB
Output Third-Order Intercept Point	IP3	$V_{DS} = 5V; I_{DS} = 50\% I_{DSS};$ $P_{IN} = -1 \text{ dBm}$	WW	44	50	dBm
Maximum Drain-Source Current	I <sub>MAX</sub>	$V_{DS} = 2 \text{ V}; V_{GS} = 1 \text{ V}$		925		mA
Transconductance	$G_{M}$	$V_{DS} = 2 V; V_{GS} = 0 V$	300	400		mS
Gate-Source Leakage Current	$I_{GSO}$	$V_{GS} = -5 \text{ V}$		10	100	μΑ
Pinch-Off Voltage	$V_{P}$	$V_{DS} = 2 \text{ V}; I_{DS} = 8 \text{ mA}$	-0.25	-1.2	-2.0	V
Gate-Source Breakdown Voltage Magnitude	$ V_{BDGS} $	$I_{GS} = 8 \text{ mA}$	-10	-12		V
Gate-Drain Breakdown Voltage Magnitude	$ V_{BDGD} $	$I_{\mathrm{GD}} = 8 \mathrm{\ mA}$	-10	-13		V

frequency=1.8 GHz

Phone: (408) 988-1845

# LP1500SOT89

# LOW NOISE, HIGH LINEARITY PACKAGED PHEMT

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	<b>Test Conditions</b>	Min	Max	Units
Drain-Source Voltage	V <sub>DS</sub>	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		7	V
Gate-Source Voltage	V <sub>GS</sub>	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		-3	V
Drain-Source Current	$I_{DS}$	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		$I_{DSS}$	mA
Gate Current	$I_{G}$	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		15	mA
RF Input Power	P <sub>IN</sub>	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		350	mW
Channel Operating Temperature	$T_{CH}$	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		175	°C
Storage Temperature	$T_{STG}$	_	-65	175	°C
Total Power Dissipation	P <sub>TOT</sub>	$T_{Ambient} = 22 \pm 3  ^{\circ}C$		2.3	W

#### Notes:

• Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.

• Power Dissipation defined as:  $P_{TOT} \equiv (P_{DC} + P_{IN}) - P_{OUT}$ , where

P<sub>DC</sub>: DC Bias Power P<sub>IN</sub>: RF Input Power P<sub>OUT</sub>: RF Output Power

Absolute Maximum Power Dissipation to be de-rated as follows above 25°C:

$$\begin{split} P_{TOT} &= 2.3W - (0.015W/^{\circ}C) \text{ x } T_{PACK} \\ where \ T_{PACK} &= \textit{source tab lead temperature} \end{split}$$

This PHEMT is susceptible to damage from Electrostatic Discharge. Proper precautions should be used when handling these
devices.

### OPTIMUM POWER OUTPUT MATCHING

	Load State		
Frequency (GHz)	Magnitude	Phase	
1.8	0.61	-146°	
2.2	0.52	-143°	
2.5	0.56	-141°	

## HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A (0-500 V). Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

# • APPLICATIONS NOTES & DESIGN DATA

Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.



# LP1500SOT89

LOW NOISE, HIGH LINEARITY PACKAGED PHEMT

# PACKAGE OUTLINE

(dimensions in inches)

