

July 2005

## LP5900

# Ultra Low Noise, 100 mA Linear Regulator for RF/Analog Circuits Requires No Bypass Capacitor

## **General Description**

The LP5900 is a linear regulator capable of supplying 100 mA output current. Designed to meet the requirements of RF/Analog circuits, the LP5900 device provides low noise, high PSRR, low quiescent current, and low line transient response figures. Using new innovative design techniques the LP5900 offers class-leading device noise performance without a noise bypass capacitor.

The device is designed to work with  $0.47~\mu F$  input and output ceramic capacitors. (No Bypass Capacitor is required)

This device is available with 1.5V, 1.8V, 2.0V, 2.2V, 2.5V, 2.8V, 3.0V, and 3.3V outputs. Please contact your local sales office for any other voltage options.

#### **Features**

- Stable with 0.47 µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Logic Controlled Enable
- Thermal-overload and short-circuit protection
- -40°C to +125°C junction temperature range for operation

## **Key Specifications**

■ Input voltage range	2.5V to 5.5V
<ul><li>Output voltage range</li></ul>	1.5V to 3.3V
■ Output current	100 mA
Low output voltage noise	$6.5  \mu V_{RMS}$
■ PSRR	85 dB at 1 kHz
<ul><li>Output voltage tolerance</li></ul>	± 2%
■ Virtually zero I <sub>Q</sub> (disabled)	<1 µA
■ Very low I <sub>Q</sub> (enabled)	25 μA
■ Start-up time	150 µs
■ Low dropout	80 mV typ.


## **Package**

4-Bump micro SMD 1.057 mm x 1.083 mm (lead free)

## **Applications**

- Cellular phones
- PDA handsets
- Wireless LAN devices


## **Typical Application Circuit**





## **Connection Diagrams**

## 4-Bump Thin micro SMD Package, Large Bump NS Package Number TLA04



The actual physical placement of the package marking will vary from part to part.

#### 20144102

## **Pin Descriptions**

Pin #	Symbol	Name and Function
A1	V <sub>EN</sub>	Enable input; disables the regulator when ≤ 0.4V. Enables the
		regulator when $\geq$ 1.2V. An internal 1 M $\Omega$ pulldown resistor
		connects this input to ground.
B1	GND	Common ground
B2	V <sub>OUT</sub>	Output voltage. A 0.47 µF Low ESR capacitor should be connected
		to this Pin. Connect this output to the load circuit.
A2	V <sub>IN</sub>	Input voltage supply. A 0.47 µF capacitor should be connected at
		this input.

## **Ordering Information**

## micro SMD Package (Lead Free)

Output Voltage (V)	Supplied As					
	250 Units Tape and Reel 3k Units Tape and Reel					
1.5	LP5900TL-1.5/NOPB	LP5900TLX-1.5/NOPB				
1.8**	LP5900TL-1.8/NOPB	LP5900TLX-1.8/NOPB				
2.0**	LP5900TL-2.0/NOPB	LP5900TLX-2.0/NOPB				
2.2**	LP5900TL-2.2/NOPB	LP5900TLX-2.2/NOPB				
2.5**	LP5900TL-2.5/NOPB	LP5900TLX-2.5/NOPB				
2.8	LP5900TL-2.8/NOPB	LP5900TLX-2.8/NOPB				
3.0**	LP5900TL-3.0/NOPB	LP5900TLX-3.0/NOPB				
3.3	LP5900TL-3.3/NOPB	LP5900TLX-3.3/NOPB				

## micro SMD Package

Output Voltage (V)	Supplied As					
	250 Units Tape and Reel	3k Units Tape and Reel				
1.5	LP5900TL-1.5	LP5900TLX-1.5				
1.8**	LP5900TL-1.8	LP5900TLX-1.8				
2.0**	LP5900TL-2.0	LP5900TLX-2.0				
2.2**	LP5900TL-2.2	LP5900TLX-2.2				
2.5**	LP5900TL-2.5	LP5900TLX-2.5				
2.8	LP5900TL-2.8	LP5900TLX-2.8				
3.0**	LP5900TL-3.0	LP5900TLX-3.0				
3.3	LP5900TL-3.3	LP5900TLX-3.3				

<sup>\*\*</sup>For availability please contact National Semiconductor local sales office. Samples available now.

### **Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $V_{IN}$  Pin: Input Voltage -0.3 to 6.0V  $V_{OUT}$  Pin: Output Voltage -0.3 to  $(V_{IN} + 0.3V)$  to

6.0V (max)

 $V_{EN}$  Pin: Enable Input Voltage -0.3 to  $(V_{IN}$  + 0.3V) to

6.0V (max)

Continuous Power Dissipation

(Note 3) Internally Limited

Junction Temperature (T<sub>JMAX</sub>) 150°C Storage Temperature Range -65 to 150°C

Maximum Lead Temperature

(Soldering, 10 sec.) 265°C

ESD Rating (Note 4)

Human Body Model 2 kV Machine Model 200V

### Operating Ratings(Note 1), (Note 2)

V<sub>IN</sub>: Input Voltage Range 2.5V to 5.5V

 $V_{EN}$ : Enable Voltage Range 0 to  $(V_{IN} + 0.3V)$  to

5.5V (max) 0 to 100 mA

Recommended Load Current

(Note 5)

Junction Temperature Range ( $T_J$ ) -40°C to +125°C Ambient Temperature Range ( $T_A$ ) -40°C to +85°C

(Note 5)

## **Thermal Properties**

Junction to Ambient Thermal Resistance  $\theta_{JA}$  (Note 6)

JEDEC Board (Note 16) 88°C/W 4L Cellphone Board 157.4°C/W

#### **Electrical Characteristics**

Limits in standard typeface are for  $T_A = 25^{\circ}C$ . Limits in **boldface** type apply over the full operating junction temperature range  $(-40^{\circ}C \le T_J \le +125^{\circ}C)$ . Unless otherwise noted, specifications apply to the LP5900 Typical Application Circuit (pg. 1) with:  $V_{IN} = V_{OUT\ (NOM)} + 1.0V$ ,  $V_{EN} = 1.2V$ ,  $C_{IN} = C_{OUT} = 0.47\ \mu F$ ,  $I_{OUT} = 1.0\ mA$ . (Note 2), (Note 7)

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
V <sub>IN</sub>	Input Voltage		2.5		5.5	V	
$\Delta V_{OUT}$	Output Voltage Tolerance $V_{IN} = (V_{OUT(NOM)} + 1.0V)$ to 5.5V, I <sub>0</sub> = 1 mA to 100mA		0V) to 5.5V, I <sub>OUT</sub>	-2		2	%
	Line Regulation	$V_{IN} = (V_{OUT(NOM)} + 1.$ = 1 mA	0V) to 5.5V, I <sub>OUT</sub>		0.05		%/V
	Load Regulation	I <sub>OUT</sub> = 1 mA to 100 m	A		0.001		%/mA
I <sub>LOAD</sub>	Load Current	(Note 9)		0			mA
	Maximum Output Current	(Note 15)		100			IIIA
l <sub>Q</sub>	Quiescent Current (Note 11)	$V_{EN} = 1.2V, I_{OUT} = 0$	mA		25	50	
		V <sub>EN</sub> = 1.2V, I <sub>OUT</sub> = 100 mA			100	200	μΑ
		V <sub>EN</sub> = 0.3V (Disabled)			0.003	1.0	1
l <sub>G</sub>	Ground Current (Note 13)	$I_{OUT} = 0 \text{ mA } (V_{OUT} = 2.5V)$			30		μA
V <sub>DO</sub>	Dropout Voltage	I <sub>OUT</sub> = 100 mA			80	150	mV
I <sub>sc</sub>	Short Circuit Current Limit	(Note 12)			300		mA
PSRR	Power Supply Rejection Ratio	Supply Rejection Ratio   f = 100 Hz, I <sub>OUT</sub> = 100 mA			85		
	(Note 15)	f = 1 kHz, I <sub>OUT</sub> = 100 mA			75		1
		f = 10 kHz, I <sub>OUT</sub> = 100 mA			65		dB
		f = 50 kHz, I <sub>OUT</sub> = 100 mA			52		1
		f = 100 kHz, I <sub>OUT</sub> = 100 mA			40		
e <sub>n</sub>	Output Noise Voltage	BW = 10 Hz to 100	I <sub>OUT</sub> = 0 mA		7		μV <sub>RMS</sub>
	(Note 15)	$kHz$ , $V_{IN} = 4.2V$	I <sub>OUT</sub> = 1 mA		10		1
			I <sub>OUT</sub> = 100 mA		6.5		1
T <sub>SHUTDOWN</sub>	Thermal Shutdown Temperature		'		160		°C
		Hysteresis			20		

#### **Electrical Characteristics** (Continued)

Limits in standard typeface are for  $T_A = 25^{\circ}C$ . Limits in **boldface** type apply over the full operating junction temperature range (-40°C  $\leq T_J \leq$  +125°C). Unless otherwise noted, specifications apply to the LP5900 Typical Application Circuit (pg. 1) with:  $V_{IN} = V_{OUT\ (NOM)} + 1.0V$ ,  $V_{EN} = 1.2V$ ,  $C_{IN} = C_{OUT} = 0.47\ \mu F$ ,  $I_{OUT} = 1.0\ mA$ . (Note 2), (Note 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Login Inpu	t Thresholds		•	•	•	•
V <sub>IL</sub>	Low Input Threshold (V <sub>EN</sub> )	V <sub>IN</sub> = 2.5V to 5.5V			0.4	V
V <sub>IH</sub>	High Input Threshold (V <sub>EN</sub> )	V <sub>IN</sub> = 2.5V to 5.5V	1.2			V
I <sub>EN</sub>	Input Current at V <sub>EN</sub> Pin	$V_{EN} = 5.5V$ and $V_{IN} = 5.5V$		5.5		
	(Note 14)	$V_{EN} = 0.0V$ and $V_{IN} = 5.5V$		0.001	0.001	μA
Transient C	Characteristics					
001	Line Transient (Note 15)	$V_{IN} = (V_{OUT(NOM}) + 1.0V)$ to $(V_{OUT(NOM}) + 1.6V)$ in 30 µs, $I_{OUT} = 1$ mA	-2			
		$V_{IN} = (V_{OUT(NOM)} + 1.6V)$ to $(V_{OUT(NOM)} + 1.0V)$ in 30 µs, $I_{OUT} = 1$ mA			2	- mV
	Load Transient	I <sub>OUT</sub> = 1 mA to 100 mA in 10 μs	-70			\/
	(Note 15)	I <sub>OUT</sub> = 100 mA to 1 mA in 10 μs			30	mV
	Overshoot on Startup (Note 15)				20	mV
	Turn on Time	To 95% of V <sub>OUT(NOM)</sub>		150	300	μs

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

- Note 2: All voltages are with respect to the potential at the GND pin.
- Note 3: Internal thermal shutdown circuitry protects the device from permanent damage.
- Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7
- Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $(T_{A-MAX})$  is dependent on the maximum operating junction temperature  $(T_{J-MAX-OP} = 125^{\circ}C)$ , the maximum power dissipation of the device in the application  $(P_{D-MAX})$ , and the junction-to ambient thermal resistance of the part/package in the application  $(\theta_{JA})$ , as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} (\theta_{JA} \times P_{D-MAX})$ . See applications section.
- Note 6: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.
- Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- Note 8: CIN, COUT: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- Note 9: The device maintains a stable, regulated output voltage without a load current.
- Note 10: Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. This parameter only applies to output voltages above 2.5V.
- Note 11: Quiescent current is defined here as the difference in current between the input voltage source and the load at V<sub>OUT</sub>.
- Note 12: Short Circuit Current is measured with  $V_{OUT}$  pulled to 0v and  $V_{IN}$  worst case = 6.0V.
- Note 13: Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- Note 14: There is a 1  $M\Omega$  resistor between  $V_{\mbox{\footnotesize{EN}}}$  and ground on the device.
- Note 15: This specification is guaranteed by design.
- Note 16: Detailed description of the board can be found in JESD51-7


## **Output & Input Capacitor, Recommended Specifications**


Symbol	Parameter	Conditions	Min	Nom	Max	Units
C <sub>IN</sub>	Input Capacitance	Capacitance for stability	0.33	0.47		μF
C <sub>OUT</sub>	Output Capacitance		0.33	0.47	10	
ESR	Output/Input Capacitance		5		500	mΩ

Note: The minimum capacitance should be greater than 0.33 µF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.


**Typical Performance Characteristics.** Unless otherwise specified,  $C_{\text{IN}} = C_{\text{OUT}} = 0.47 \mu\text{F}$ ,  $V_{\text{IN}} = V_{\text{OUT}} = 0.47 \mu\text{F}$ ,  $V_{\text{IN}} = V_{\text{IN}} = 0.47 \mu\text{F}$ ,  $V_{\text{IN}} = 0.47 \mu\text{F}$ ,  $V_$ 









#### **Output Voltage Change vs Temperature**




#### Ground Current vs $V_{IN}$ , $I_{LOAD} = 0mA$



## Ground Current vs $V_{IN}$ , $I_{LOAD} = 1mA$





## Ground Current vs V<sub>IN,</sub> I <sub>LOAD</sub> = 100mA



20144153


# 






TIME (50µs/Div)

20144148



Line Transient




TIME (100µs/Div)

20144155

Enable Start-up Time, (I  $_{L}$ = 1mA,  $V_{OUT}$  = 2.8V)

TIME (100µs/Div)




TIME (100µs/Div)

20144144

20144149

Enable Start-up Time, (I  $_{L}$ = 100mA,  $V_{OUT}$  = 2.8V)




TIME (100 µs/Div)

20144145

# **Typical Performance Characteristics.** Unless otherwise specified, $C_{IN} = C_{OUT} = 0.47 \mu F$ , $V_{IN} = V_{OUT(NOM)} + 1.0V$ , $V_{EN} = 1.2V$ , $I_{OUT} = 1 mA$ , $T_A = 25 ^{\circ}C$ . (Continued)


Enable Start-up Time, (I  $_{L}$ = 1mA,  $V_{OUT}$  = 2.8V)



TIME (100 µs/Div)

20144146


#### Enable Start-up Time, (I $_{L}$ = 100mA, $V_{OUT}$ = 2.8V)



TIME (100 µs/Div)

20144147

#### **Dropout Over Temperature (100mA)**



## Application Hints

#### POWER DISSIPATION AND DEVICE OPERATION

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air. As stated in (Note 5) of the electrical characteristics, the allowable power dissipation for the device in a given package can be calculated using the equation:

$$P_{D} = \frac{(T_{JMAX} - T_{A})}{\theta_{JA}}$$

The actual power dissipation across the device can be represented by the following equation:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

#### **EXTERNAL CAPACITORS**

Like any low-dropout regulator, the LP5900 requires external capacitors for regulator stability. The LP5900 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### **INPUT CAPACITOR**

An input capacitor is required for stability. The input capacitor should be at least equal to or greater than the output capacitor. It is recommended that a 0.47  $\mu$ F capacitor be connected between the LP5900 input pin and ground.

## Application Hints (Continued)

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5900, then it is recommended to increase the input capacitor to at least 2.2µF. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain 0.47  $\mu F$  ±30% over the entire operating temperature range.

#### **OUTPUT CAPACITOR**

The LP5900 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types X5R or X7R) in the 0.47  $\mu\text{F}$  to 10  $\mu\text{F}$  range, and with ESR between 5 m $\Omega$  to 500 m $\Omega$ , is suitable in the LP5900 application circuit. For this device the output capacitor should be connected between the V $_{\text{OUT}}$  pin and a good ground connection and should be mounted within 1 cm of the device.

It may also be possible to use tantalum or film capacitors at the device output,  $V_{\rm OUT}$ , but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability.

#### **CAPACITOR CHARACTERISTICS**

The LP5900 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 0.47  $\mu\text{F}$  to 4.7  $\mu\text{F}$ , ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 0.47  $\mu\text{F}$  ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP5900.

The temperature performance of ceramic capacitors varies by type and manufacturer. Most large value ceramic capacitors ( $\geq$ 2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47  $\mu$ F to 4.7  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### **NO-LOAD STABILITY**

The LP5900 will remain stable and in regulation with no external load.

#### **ENABLE CONTROL**

The LP5900 may be switched ON or OFF by a logic input at the ENABLE pin,  $V_{\text{EN}}$ . A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes 3 nA. If the application does not require the shutdown feature, the  $V_{\text{EN}}$  pin should be tied to  $V_{\text{IN}}$  to keep the regulator output permanently on.

A 1M $\Omega$  pulldown resistor ties the V<sub>EN</sub> input to ground, this ensures that the device will remain off when the enable pin is left open circuit. To ensure proper operation, the signal source used to drive the V<sub>EN</sub> input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V<sub>IL</sub> and V<sub>II</sub>.

#### micro SMD MOUNTING

The micro SMD package requires specific mounting techniques, which are detailed in National Semiconductor Application Note AN-1112.


For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the micro SMD device.

#### micro SMD LIGHT SENSITIVITY

Exposing the micro SMD device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device.

Light with wavelengths in the red and infra-red part of the spectrum have the most detrimental effect thus the fluorescent lighting used inside most buildings has very little effect on performance.

## Physical Dimensions inches (millimeters) unless otherwise noted



4-Bump Thin micro SMD
NS Package Number TLA04CDA
The dimensions for X1, X2 and X3 are given as:

 $X1 = 1.065 \text{ mm} \pm 0.030 \text{ mm}$   $X2 = 1.090 \text{ mm} \pm 0.030 \text{ mm}$  $X3 = 0.600 \text{ mm} \pm 0.075 \text{ mm}$ 

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560