



February 2003

LP8358

150mA, μ Cap, Low Dropout Voltage Regulator with Power Good

General Description

The LP8358 is a μ Cap, precise CMOS voltage regulator with low Power good output $R_{DS(on)}$.

It provides up to 150mA and consumes a typical of 10nA in shutdown mode. The LP8358 output stage is designed with a push pull output for faster transient recovery response.

The LP8358 is optimized to work with low value, low cost ceramic capacitors. The output typically require only 1 μ F of output capacitance for stability. The enable pin can be tied to V_{IN} for easy board layout.

The LP8358 is designed for portable, battery powered equipment applications with small space requirements.

The LP8358 is available in a 5-pin SOT-23 package. Performance is specified for the -40°C to $+125^{\circ}\text{C}$ temperature range and is available in a fixed 1.2V. For other output voltage options, please contact National Semiconductor.


Features

- Low power good $R_{DS(on)}$: 20 Ω
- Power good indicator
- Stability with low ESR capacitors
- Low ground current: 120 μ A
- 150mA output current
- "Zero" shutdown current mode
- Fast transient recovery response
- Auto discharge
- Thermal shutdown
- Current limiting

Applications

- Processor power-up sequencing
- Laptop, notebook and palm top computer
- PCMCIA V_{CC} and V_{PP} regulation switching

Typical Application




Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
5-Pin SOT-23	LP8358MF-1.2	LH2B	1k Units Tape and Reel	MF05A
	LP8358MFX-1.2		3k Units Tape and Reel	

LP8358 150mA, μ Cap, Low Dropout Voltage Regulator with Power Good




Connection Diagram



Pin Description

Pin Number	Pin Name	Pin Function
1	V_{IN}	Input Voltage
2	GND	Ground
3	EN	Enable Input Logic, Logic High = Enabled Logic Low = Shutdown (Do not leave open)
4	PG	Power Good Output
5	V_{OUT}	Output Voltage

Block Diagram



20057920

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2000V
Junction Temperature	150°C
V_{IN} , V_{OUT} , V_{EN}	-0.3 TO 6.5V
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering (10 sec)	260°C (lead temp)

Operating Ratings

Supply Voltages	
V_{IN}	2.7V to 6V
V_{EN}	0V to V_{IN}
Junction Temp. Range (Note 3)	-40°C to +125°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance	
SOT23-5	235°C/W

Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V_{IN} = 2.7\text{V}$, $I_L = 100\mu\text{A}$, $C_{OUT} = 1\mu\text{F}$, $V_{EN} \geq 2.0\text{V}$. **Boldface** limits apply over the entire operating temperature range, -40°C to 125°C.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V _O	Output Voltage Accuracy	I _L = 100μA	-3 -4		3 4	%
ΔV _O /V _O	Line Regulation	V _{IN} = 2.7V to 6V	-0.3		0.3	%
ΔV _O /V _O	Load Regulation	I _L = 0.1mA to 150mA (Note 6)		1	4	%
I _Q	Quiescent Current	V _{EN} ≤ 0.4V (Shutdown), PG = NC		0.01	1	μA
I _{GND}	Ground Pin Current (Note 5)	I _L = 0mA, V _{EN} ≥ 2.0V (active), V _{IN} = 6V		120	180	μA
		I _L = 150mA, V _{EN} ≥ 2.0V (active), V _{IN} = 6V		160	225	
PSRR	Power Supply Rejection Ratio	f = 120Hz, C _{OUT} = 4.7μF, I _L = 150mA		62		dB
I _{LIMIT}	Current Limit	V _{OUT} = 0V	160	350		mA
Thermal Protection						
	Thermal Shutdown Temperature			150		°C
Enable Input						
V _{IL}	Enable Input Voltage Level	Logic Low (off) , V _{IN} = 5.5V			0.4	V
V _{IH}		Logic High (on), V _{IN} = 5.5V	2			V
I _{IL}	Enable Input Current	V _{IL} ≤ 0.4V, V _{IN} = 5.5V		0.01		μA
I _{IH}		V _{IH} ≥ 2.0V, V _{IN} = 5.5V		0.01		μA
Power Good						
V _{PG}	Low Threshold	% of V _{OUT} (PG ON)	89			%
	High Threshold	% of V _{OUT} (PG OFF)			97	
V _{OL}	PG Output Logic-Low Voltage	I _{POWERGOOD} = 100μA, Fault Condition		2.0	10.0	mV
R _{DSON}	Power Good Output On - Resistance	I _{POWERGOOD} = 1mA, Fault Condition		20		Ω
I _{PG}	Power Good Leakage Current	Power Good Off, V _{PG} = 5.5V		0.01		μA
V _{PG} Delay	Delay Time to Power Good	See Timing Diagram	1	2.1	5	ms

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5k Ω in series with 100pF.

Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: Typical Values represent the most likely parametric norm.


Note 5: All limits are guaranteed by testing or statistical analysis.

Note 6: Regulation is measured at constant junction temperature using low duty cycle pulse testing.

Electrical Characteristics (Continued)


Note 7: Ground pin current is the regulator quiescent current. The total current drawn from the supply is the sum of the load current plus the ground pin current.

Timing Diagram



20057915

Typical delay time to power good




20057925

Typical Performance Characteristics


Unless otherwise specified, $V_{IN} = 3.3V$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$ and powergood pull up resistor = $47k\Omega$.

Ground Current vs. Output Current




20057901

Ground Current vs. Input Voltage




20057902

Ground Current vs. Temperature




20057903

Short Circuit Current vs. Temperature




20057904

Short Circuit Current vs. Input Voltage



20057905

Power Good Delay vs. Input Voltage




20057906

Typical Performance Characteristics


Unless otherwise specified, $V_{IN} = 3.3V$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$ and powergood pull up resistor = $47k\Omega$. (Continued)

Power Good Delay vs. Temperature




20057907

Power Good $R_{DS(ON)}$ vs. Temperature




20057924

Output Voltage vs. Temperature




20057908

Output Voltage vs. Input Voltage




20057909

Output Voltage vs. Output Current



20057911

Enable Voltage vs. Input Voltage




20057922

Typical Performance Characteristics


Unless otherwise specified, $V_{IN} = 3.3V$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$ and powergood pull up resistor = $47k\Omega$. (Continued)

Enable Voltage vs. Temperature




20057923

Voltage Noise vs. Frequency




20057912

PSRR vs. Frequency



20057913

Power On Reset Delay Time



20057914

Application Notes

The LP8358 is a linear regulator with power good output designed to be used with a low ESR, low cost ceramic capacitors.

EXTERNAL CAPACITORS

The LP8358 regulator requires an output capacitor to maintain stability. The capacitor must be at least 1μF or greater. The capacitor can be low-ESR ceramic chip capacitor, however for improved capacitance over temperature, tantalum capacitors can be used.

A 1μF input capacitor is recommend when the supply capacitance is more than 10 inches away from the device, or when the supply is a battery.

X7R dielectric ceramic capacitors are recommended because of their temperature performance. X7R-type capacitor change capacitance by 15% over their operating temperature range and are the most stable type of ceramic capacitors. Z5U and Y5V dielectric capacitors change value by as much 50% and 60% respectively over their operating temperature range. To use a ceramic chip capacitor with Y5V dielectric, the value must be much higher than a X7/R ceramic or a tantalum capacitor to ensure the same minimum capacitance value over the operating temperature range. Tantalum capacitors have a very stable dielectric (10% over their operating temperature range) and can also be used with this device.

ENABLE/SHUTDOWN

The LP8358 has an active high enable pin that allows the regulator to be disabled. Applying a Logic Level low (<0.4 V) to the Shutdown pin will cause the output to turn off, in this state current consumed by the regulator goes nearly to zero. Applying a Logic Level high (>2.0V) enables the output voltage. The enable/shutdown pin must not be left floating; a floating enable pin may cause an indeterminate state on the output.

ACTIVE SHUTDOWN

The LP8358 is designed with a N-channel MOSFET that acts as a shutdown clamp. The N-channel turns on when the device is disabled to allow the output capacitor and load to discharge

POWER GOOD

The power good output is an open-drain output with extreme low $R_{DS(on)}$. It is designed essentially to work as a power-on reset generator once the regulated voltage is up and/ or a

fault condition. When a fault condition occurs, the output of the power good pin goes low. The power good output comes back up once the output has reached 97% of its nominal value and 1ms to 5ms delay has passed, see timing diagram.

The LP8358 internal circuit monitors overcurrent, temperature and falling output voltage. If one of these conditions is flagged this indicates a fault condition.

The flagged condition output is fed into an onchip delay circuit that drives the open drain output transistor.

TRANSIENT RESPONSE

The LP8358 implements a unique output stage to dramatically improve transient response recovery time. The output is a totem-pole configuration with a P-channel MOSFET pass device and a N-channel MOSFET clamp. The N-channel clamp is a significantly smaller device that prevents the output voltage from overshooting when a heavy load is removed. This feature helps to speed up the transient response by significantly decreasing transient response recovery time during the transition from heavy load to light load.

THERMAL BEHAVIOR

The LP8358 regulator has internal thermal shutdown to protect the device from over heating. Under all operating conditions, the maximum junction temperature of the LP8358 must be below 125°C. Maximum power dissipation can be calculated based on the output current and the voltage drop across the part. The maximum power dissipation is

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

θ_{JA} is the junction-to-ambient thermal resistance, 235°C/W for the LP8358 in the SOT23-5 package. T_A is the maximum ambient temperature $T_{J(MAX)}$ is the maximum junction temperature of the die, 125°C.

When operating the LP8358 at room temperature, the maximum power dissipation is 425mW.

The actual power dissipated by the regulator is

$$P_D = (V_{IN} - V_{OUT})I_L + V_{IN} I_{GND}$$

Substituting $P_{D(MAX)}$, determined above, for P_D and solving for the operating condition that is critical to the application will give the maximum operating condition for the regulator circuit. To prevent the device from entering thermal shutdown, maximum power dissipation cannot be exceeded.

