#### 查询SN74ACT16245QDLREP供应商

## 捷多邦,专业PCB打样工厂,24/**SN74AC开16245Q-EP 16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS677A – MAY 2002 – REVISED JULY 2002

<ul> <li>Controlled Baseline</li> <li>One Assembly/Test Site, One Fabrication Site</li> </ul>	DL PACKAGE (TOP VIEW)
<ul> <li>Extended Temperature Performance of -40°C to 125°C</li> </ul>	1DIR [ 1 48] 1G 1B1 [ 2 47] 1A1 1B2 [ 3 46] 1A2
<ul> <li>Enhanced Diminishing Manufacturing Sources (DMS) Support</li> </ul>	GND [ 4 45 ] GND 1B3 [ 5 44 ] 1A3
Enhanced Product Change Notification	1B4 <b>[</b> 6 43 <b>]</b> 1A4
Qualification Pedigree <sup>†</sup>	V <sub>CC</sub> []7 42] V <sub>CC</sub>
<ul> <li>Member of the Texas Instruments</li> <li>Widebus<sup>™</sup> Family</li> </ul>	1B5 [] 8 41 [] 1A5 1B6 [] 9 40 [] 1A6
Inputs Are TTL-Voltage Compatible	GND 10 39 GND
3-State Outputs Drive Bus Lines Directly	1B7 0 11 38 0 1A7 1B8 0 12 37 0 1A8
Flow-Through Architecture Optimizes PCB	2B1 <b>[</b> 13 36 <b>]</b> 2A1
Layout	2B2 14 35 2A2
<ul> <li>Distributed V<sub>CC</sub> and GND Pins Minimize</li> </ul>	GND 15 34 GND
High-Speed Switching Noise	
<sup>†</sup> Component qualification in accordance with JEDEC and industry	2B4 17 32 2A4
standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, highly	V <sub>CC</sub> 18 31 V <sub>CC</sub>
accelerated stress test (HAST) or biased 85/85, temperature	2B5 19 30 2A5
cycle, autoclave or unbiased HAST, electromigration, bond	2B6 20 29 2A6
intermetallic life, and mold compound life.	GND 21 28 GND

#### description

> The SN74ACT16245Q-EP is a 16-bit bus transceiver organized as dual-octal noninverting 3-state transceivers and designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on
the logic level at the direction-control (DIR) input. The enable $(\overline{G})$ input can be used to disable the devices so
that the buses are effectively isolated.

2B7

2DIR

2B8 🛛 23

22

24

27 2A7

26 2A8

25 2G

DZSC

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SSOP – DL	Tape and reel	SN74ACT16245QDLREP	ACT16245QEP

<sup>‡</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. WWW.DZSC.COM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


debus is a trademark of Texas Instruments.



#### SN74ACT16245Q-EP 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS677A - MAY 2002 - REVISED JULY 2002

#### **FUNCTION TABLE** (each section) CONTROL INPUTS OPERATION G DIR B data to A bus L L A data to B bus L Н Н Х Isolation

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±24 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±24 mA
Continuous current through V <sub>CC</sub> or GND	±260 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



### SN74ACT16245Q-EP **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS677A - MAY 2002 - REVISED JULY 2002

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage (see Note 4)	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-16	mA
IOL	Low-level output current		16	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature	-40	125	°C

NOTES: 3. Unused inputs should be tied to V<sub>CC</sub> through a pullup resistor of approximately 5 kΩ or greater to keep them from floating. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. 4. All V<sub>CC</sub> and GND pins must be connected to the proper-voltage power supply.



#### SN74ACT16245Q-EP 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS677A – MAY 2002 – REVISED JULY 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D	ARAMETER	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C		;	MIN	МАХ	UNIT
F/	ARAMETER	TEST CONDITIONS		MIN	TYP	MAX			
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
V <sub>OH</sub>		10H = -20 μ.Χ	5.5 V	5.4			5.4		V
		I <sub>OH</sub> = -16 mA	4.5 V	3.94			3.94		
		OH = -10  IIIA		4.94			4.94		
		$I_{OH} = -24 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μΑ		4.5 V			0.1		0.1	
						0.1		0.1	l
VOL		I <sub>OL</sub> = 16 mA	4.5 V			0.36		0.5	V
						0.36		0.5	1
		$I_{OL} = 24 \text{ mA}^{\dagger}$	5.5 V					0.5	
lj	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
IOZ	A or B ports <sup>‡</sup>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			8		160	μΑ
∆ICC§		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	mA
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5				pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		16				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current I<sub>I</sub>.

§ This is the increase in supply current for each input that is at one of the specified TTL-voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	мах	UNIT
PARAMETER			MIN	TYP	MAX		IVIAA	UNIT
<sup>t</sup> PLH	A or B	B or A	3.2	6.9	9.3	3.2	11.5	20
<sup>t</sup> PHL	AUB		2.6	6.4	9.2	2.6	11.1	ns
<sup>t</sup> PZH	G	B or A	2.7	6.4	9.1	2.7	10.9	ns
t <sub>PZL</sub>		BUIA	3.4	7.4	10.5	3.4	12.6	115
<sup>t</sup> PHZ	G	B or A	5.8	9.2	11.6	5.8	13.4	ns
<sup>t</sup> PLZ		BUIA	5.5	8.5	10.8	5.5	12.7	115


#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation capa	Dower dissinction conscitance per transcriver	Outputs enabled	$C_{1} = 50 \text{ pF}$	50 pF, f = 1 MHz	52	~ <b>F</b>
	Power dissipation capacitance per transceiver	Outputs disabled	- CL = 50 pF,		10	рF



### SN74ACT16245Q-EP 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS677A - MAY 2002 - REVISED JULY 2002



#### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated