

LSI/CSI



# **LS7030**

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

## 8 DECADE MULTIPLEXED COUNTER

## FEATURES:

- DC to 7.5 MHz Count Frequency
- WW.DZSC.COI Multiplexed BCD and 7 Segment Outputs
- DC to 500 kHz Scan Frequency
- +4.75V to +15V Operation (VDD-Vss)
- Compatible with CMOS Logic
- High Input Noise Immunity
- Counter Output Latches
- Leading Zero Blanking
- Low Power Dissipation
- · All inputs protected
- 40 Pin DIP- See Figure 1

## DESCRIPTION:

The LS7030 is a monolithic, ion implanted MOS Silicon Gate, 8 decade up counter. The circuit includes latches, multiplexer, leading zero blanking and 7 segment data outputs.

## **8 DECADE UP COUNTER**

The eight decade ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 12µ (99999999 to 00000000). Maximum count frequency is 7.5MHz

## RESET

All decades are reset to zero when Reset input is brought low for a minimum of 4µs. The Overflow flip-flop is reset at the same time. Reset must be high for a minimum of 1µs before next valid count can be recorded.

## LATCHES

Contents of counter are transferred to latches when LOAD signal is brought low for a minimum of 4µs and kept low until a minimum of 12µs has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when LOAD signal is high for a minimum of 1µs before next negative edge of count pulse or reset. Data is transferred for Overflow flip-flop to Overflow latch at the same time.

## SCAN OSCILLATOR AND COUNTER

The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.

The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchonization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500kHz.

## DECIMAL POINT

Rhigh at the Decimal Point input resets the Blanking flip-flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.

## **DIGIT STROBES**

Timing of Digit Strobes is arranged such that both edges of strobe are guardbanded by a minimum 400ns within valid BCD data when scan frequency is 100kHz or less. The guardband is a minimum of 200ns at 250kHz scan frequency. At 500kHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200ns.

## OVERFLOW

The Overflow flip-flop sets on the first negative transition of the Overflow Input and remains set until Reset is brought low. Data is transferred from Overflow flip-flop to Overflow Latch when Load is brought low. A high at the Overflow Latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades 6, 7, 8 are available for use as Overflow Input.

## BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a nonzero digit or active decimal point is encountered. Displaly unblanks during LSD time and for a whole scan when Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at Blank output and is incorporated into 7 segment information.

					December 2002	
	100					
	C	ONNECTI	ON DIAGRAM -	TOP	VIEW	
so	AN RESET INPUT	<u>1</u>	$\smile$	40	OSC. INPUT	
	MSD STROBE 8	2		39	SCAN INPUT	
DIGIT	STROBE 7	3		38	LAMP TEST INPUT	
	STROBE 6	4		37	a	
	STROBE 5	5		36	b	
STROBE OUTPUTS	STROBE 4	6		35	N.C. SEGMENT OUTPUTS	
0011010	STROBE 3	7		34	c	
	STROBE 2	8		33	d	
	LSD STROBE 1	9	L\$7030	32	COUNT INPUT	
DECI	MAL POINT INPUT	10		31	e	
	BLANK OUTPUT	11		30	f SEGMENT OUTPUTS	
ov	ERFLOW OUTPUT	12		29	g	
	OVERFLOW INPUT	13		28	TEST COUNT INPUT, DIGITS 3	- 8
- DECAD	E 6 OUTPUT, D8	14		27	Vss	
S DECAD	E 7 OUTPUT, D7	15		26	Vgg	
	E 6 OUTPUT, D6	16		25	N.C.	
	<b>B</b> 8	17		24	N.C.	
	BCD B4	18		23	VDD	
		19		22	RESET COUNTER INPUT	
d		20		21	LOAD LATCH INPUT	
	B1	20		$\vdash$		



## **BCD and 7 SEGMENT DATA**

Data is available in BCD and 7 segment format. BCD data can be demultiplexed using Digit Strobes as latch enable signals.

## **POWER SUPPLIES**

+4.75 Volts to +15 Volts single power supply operation is obtained when VGG and VDD are tied together. Inputs and outputs are CMOS compatible and Minimum Input Noise Immunity of 25% of power supply is guaranteed except for Test Count Input. (Inputs are TTL compatible at +4.75V to +5.25V operation.)

#### MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNITS
Storage Temperature	Tstg	-65 to +150	°C
Operating Temperature	TA	-25 to +70	°C
Voltage (any pin to Vss)	Vmax	-30 to +0.5	V

## DC ELECTRICAL CHARACTERISTICS

(VDD = VGG= OV, Vss = +4.75 to +15V, -25°C TA +70°C unless otherwise specified.)

	<b>PARAMETER</b> Operating Supply Current (fc = 7.5MHz)	SYMBOL Idds	MIN -	<b>MAX</b> 15	<b>UNITS</b> mA
	Input Noise Immunity Low and High	Vni	25% (Vss-Vdd)	-	V
	Test Count Input	Vil Vih	Vss - 20 Vss - 1.0	Vss - 3.95 Vss	V V
D6, D7, D8 <u>OF, B</u> CD Blank	Output Voltage "0" Output Voltage "1"	Vol Voh	- Vss - 1.0	+0.2	V V
(See Note 1)	Output Voltage "0" (sinking 10µA) Output Voltage "1"	Vol	-	+0.5	V
Segment and Strobe Outputs (See Note 2)	Vss = 4.75 (Voh = Vss - 0.5V) (Voh = Vss - 1V) (Voh = Vss - 4V) Vss = 10V (Voh = Vss - 2V) (Voh = Vss - 3V) Vss = 15V (Voh = Vss - 2V) (Voh = Vss - 3V)	- - - - -	0.05 0.25 0.90 2.0 3.0 3.0 4.5	- - - - -	mA mA mA mA mA mA

**NOTE 1**: Current Sink = Same as segment and strobe outputs.

Current Source = N/A at Voh = Vss -.5V for Vss = +4.75V

 $35\mu A$  at Voh = Vss -1V for Vss = +4.75V

40% of segment and strobe outputs at all other specified operating points.

**NOTE 2**: Limit segment current to 4.5mA maximum. Limit strobe current to 6mA maximum.

The following inputs have internal pull down resistors to VDD with maximum sink current of 5µA at Vss input.

- Scan Reset Test Count Decimal Point Overflow
  - Count Lamp Test

SCAN OSCILLATOR

CAPACITANCE	TYPICAL OSCILLATOR FREQUENCY				
	4.75V	10V	15V		
50pF	40.0 kHz	24.2kHz	22.2 kHz		
100pF	22.2 kHz	14.8kHz	13.8 kHz		
470pF	5.0 kHz	3.6kHz	3.5 kHz		
750pF	3.3 kHz	2.4kHz	2.2 kHz		
2000pF	1.3 kHz	0.91kHz	0.85 kHz		

With VGG at -12V, VDD at OV and Vss at +5V, all inputs are TTL and CMOS compatible. All outputs are CMOS compatible and BCD and BLANK outputs also provide standard TTL compatibility. In addition, Overflow Output is low power TTL compatible. In either mode outputs swing between VDD and Vss.

**ELECTRICAL CHARACTERISTICS**: (VDD = VGG = OV, Vss = +4.75 to +15V, -25°C TA +70°C unless otherwise specified.)

(VDD = VGG = OV, Vss = +4.75  to  +15V, -28)	5°C TA +70°C	unless othe	rwise specif	ied.)			
PARAMETER	SYMBOL	MIN	MAX	UNITS			
Count test and Count frequency $(Vss = +5V \pm 5\%)$	fc, ftc	DC	7.5	MHz			
(Vss = +10V)	fc, ftc	DC	6	MHz			
(VSS = +15V)	fc, ftc	DC	5	MHz			
Scan frequency	fsc	DC	500	kHz			
Coarriequoney	130	20	000				
Count Pulse Width							
$(Vss = +5V \pm 5\%)$	tcpw	66	-	ns			
(Vss = +10V)	tcpw	83	-	ns			
(Vss = +15V)	tcpw	100	-	ns			
Count Ripple Time	tcr	-	12	μs			
Load Pulse Width	tlpw	4	-	μs			
Load Removal Tme	tır	-	1	μs			
Reset Pulse Width	trpw	4	-	μs			
Reset Removal Time	trr	-	1	μs			
Rise and fall time							
Count Pulse	trfc	-	4	μs			
Reset Pulse	trfr	-	4	μs			
test Count Pulse	trftc	-	80	μs			
*Strobe Guard Band time	tgb	400	-	ns			
(fsc 100kHz)							
*Strobe Guard Band time	tgb	200	-	ns			
(100kHz fsc 250kHz)	4.	200		20			
*Strobe Guard Band time	tgb	200	-	ns			
(250kHz fsc 500kHz) negative edge only							
negative edge only		i					
				а			
/				f b			
BCD/	\						
				g			
				e c			
tgb — ► -	◄ tgb			d			
	I						
		Г	—         —				
STROBE	\						
		L					
FIGURE 2. GUARD BANDE	DSTRUBE		FIGURE 3. SEVEN SEGMENT FONT				
TTL COMPATIBLE OUTPUTS:							
<b>POWER SUPPLIES:</b> $Vss = +5V \pm 5\%$ , V	<b>POWER SUPPLIES:</b> $Vss = +5V \pm 5\%$ , $VDD = 0V$ , $VGG = -12V \pm 5\%$						
OUTPUT LEVELS: "1" Level Vss - 0.5V (sourcing 100µA)         "0" Level 0.4V (sinking 1.6mA)    BLANK AND BCD DATA OUTPUTS							
0 20001 0.40 (311)		JDATAC	011015				
"1" Level Vss - 0.5	V (sourcina 40uA		_OW				
"1" Level Vss - 0.5V (sourcing 40μΑ) "0" Level 0.4V (sinking .18mA) OVERFLOW							
All other outputs as specified for single power supply, Vss = + 15V, operation.							
Inputs as specified for single power supply							
The information included herein is believed to be							
				accurate and reliable. However, LSI Compute			
				Inc. assumes no responsibilities for inaccurac any infringements of patent rights of others			
result from its use.							

