


FEATURES:



The information included herein is believed to be

result from its use.

accurate and reliable. However, LSI Computer Systems,

Inc. assumes no responsibilities for inaccuracies, nor for


any infringements of patent rights of others which may

Internal hardware registers are accessible through the I/O_bus (D0 - D7) for READ or WRITE when CS = 0. The C/D input selects between the control registers (C/D = 1) and the data registers (C/D = 0) during a READ or WRITE operation. (See Table 1)




TABLE 1 - Register Addressing Modes									
	D6 X 0		Х		1	COMMENT Disable Chip for READ/WRITE Write to Master Control Register (MCR)			
0	1	1	1	J	0	Write to input control register (ICR)			
1	0	1	1	-0-	0	Write to output/counter control register (OCCR)			
1 X	1 X	1 0	1 1	ህ- Մ	0 0	Write to quadrature register (QR) Write to preset register (PR) and increment register address counter.			
X	Х	0	Ţ	1	0	Read output latch (OL) and increment register address counter			
x	Х	1	-0-	1	0	Read output status register (OSR).			
×	= D	on't (Care						
OSR (Output Status Register). Indicates CNTR status: Accessed by: READ when $C/\overline{D} = 1$, $\overline{CS} = 0$. Bit # 7 6 5 4 3 2 1 0 $U \cup U \cup 0/1 0/1 0/1 0/1 0/1$ BWT. Borrow Toggle Flip-Flop. Toggles everytime CNTR underflows generating a borrow. CYT. Carry Toggle Flip-Flop. Toggles everytime CNTR overflows generating a carry. COMPT. Compare Toggle Flip-Flop. Toggles everytime CNTR equals PR SIGN. Sign bit. Reset (= 0) when CNTR underflows Set (= 1) when CNTR overflows UP/DOWN. Count direction indicator in quadrature mode. Reset (= 0) when counting down UP/DOWN. Count direction indicator in quadrature mode. Reset (= 1) when counting up (Forced to 1 in non-quadrature mode)									
OL(Output latch). The OL is the output port for the CNTR. The 24 bit CNTR Value at any instant can be accessed by performing a CNTR to OL transfer and then reading the OL in 3 READ cycle sequence of Byte 0 (OL0), Byte 1 (OL1) and Byte 2 (OL2). The address pointer for OL0/OL1/OL2 is automatically incremented with each READ cycle. Accessed by: READ when $C/\overline{D} = 0$, $\overline{CS} = 0$.									
Bit # 7			— (7 0	7 —				
	OL2 BYTE	2)			(OL1 OL0 (BYTE 1) (BYTE 0)			
Standard Sequence for Loading and Reading OL: 3 → MCR ; Reset OL address pointer and Transfer CNTR to OL READ OL ; Read Byte 0 and increment address READ OL ; Read Byte 1 and increment address READ OL ; Read Byte 2 and increment address									

PR (Preset register). The PR is the input port for the CNTR. The CNTR is loaded with a 24 bit data via the PR. The data is first written into the PR in 3 WRITE cycle sequence of Byte 0 (PR0), Byte 1 (PR1) and Byte 2 (PR2). The address pointer for PR0/PR1/PR2 is automatically incremented with each write cycle. Accessed by: WRITE when $C/\overline{D} = 0$, $\overline{CS} = 0$.



NOTE: Control functions may be combined.



I/O DESCRIPTION: (See REGISTER DESCRIPTION for I/O Prgramming.)

Data-Bus (D0-D7) (Pin 8-Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus. **CS (Chip Select Input) (Pin 2).** A logical "0" at this input enables the chip for Read and Write.

RD (Read Input) (Pin 19). A logical "0" at this input enables the OSR and the OL to be read on the data bus.

WR (Write Input) (Pin 1) A logical "0" at this input enables the data bus to be written into the control and data registers.

C/D (Control/Data Input) (Pin 18). A logical "1" at this input enables a control word to be written into one of the four control registers or the OSR to be read on the I/O bus. A logical "0" enables a data word to be written into the PR, or the OL to be read on the I/O bus.

A (Pin 6). Input A is a programmable count input capable of functioning in three different modes, such as up count input, down count input and quadrature input.

B (Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input A, or quadrature input. When B is programmed as count direction control gate, B = 0 enables A as the Up Count input and B = 1 enables A as the Down Count input. When programmed as the direction input, B can switch state only when A is high.

ABGT/RCTR (PIN 4). This input can be programmed to function as either inputs A and B enable gate or as external counter reset input. A logical "0" is the active level on this input.

In non-quadrature mode, if Pin 4 is programmed as A and B enable gate input, it may switch state only when A is high (if A is clock and B is direction) or when both A and B are high (if A and B are clocks. In quadrature mode, if Pin 4 is programmed as A and B enable gate, it may switch state only when either A or B switches.

LCTR/LLTC (PIN 3). This input can be programmed to function as the external load command input for either the CNTR or the OL. When programmed as counter load input, the counter is loaded with the data contained in the PR. When programmed as the OL load input, the OL is loaded with data contained in the CNTR. A logical "0" is the active level on this input.

CY (Pin 16). This output can be programmed to serve as one of the following:

- A. CY. Complemented Carry out (active "0").
- B. CY. True Carry out (active "1").
- C. CYT. Carry Toggle flip-flop out.
- D. COMP. Comparator out (active "0")

BW (Pin 17). This output can be programmed to serve as one of the following:

- A. BW. Complemented Borrow out (active "0").
- B. BW. True Borrow out (active "1").
- C. BWT. Borrow Toggle flip-flop out.
- D. COMPT. Comparator Toggle output.

VDD (Pin 5). Supply voltage positive terminal.

Vss (Pin 20). Supply voltage negative terminal.

Absolute Maximum Ratings:

Parameter	Symbol	Values	Unit
Voltage at any input	VIN	Vss - 0.3 to VDD + 0 .3	Volts
Operating Temperature	ТА	0 to +70	οС
Storage Temperature	TSTG	-65 to +150	oC
Supply Voltage	VDD - VSS	+7.0	Volts

DC Electrical Characteristics. (All voltages referenced to Vss.

TA = 0° to 70°C, VDD = 4.5V to 5.5V, fc = 0, unless otherwise specified)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
Supply Voltage	VDD	4.5	5.5	Volts	-
Supply Current	IDD	-	350	μA	Outputs open
Input Low Voltage	VIL	0	0.8	Volts	-
Input High Voltage	VIH	2.0	Vdd	Volts	-
Output Low Voltage	Vol	-	0.4	Volts	4mA Sink
Output High Voltage	Vон	2.5	-	Volts	200µA Source
Input Current	-	-	15	nA	Leakage
					Current
Output Source Current	ISRC	200	-	μA	Voн = 2.5V
Output Sink Current	ISINK	4	-	mA	VOL = 0.4V
Data Bus Off-State					
Leakage Current	-	-	15	nA	-

TRANSIENT CHARACTERISTICS (See Timing Diagrams in Fig. 2 thru Fig. 7, VDD = 4.5V to 5.5V, TA = 0° to 70°C, unless otherwise specified)

Parameter	Symbol	Min.Value	Max.Value	Unit
Clock A/B "Low"	TCL	20	No Limit	ns
Clock A/B "High"	Тсн	30	No Limit	ns
Clock A/B Frequency	fc	0	20	MHz
(See NOTE 1)	10	Ŭ	20	1011 12
Clock UP/DN Reversal	Tudd	100	_	ns
	TODD	100		113
Delay	TLO	100		22
LCTR Positive edge to	TLC	100	-	ns
the next A/B positive or				
negative edge delay	-		<u>-</u>	
Clock A/B to	TCBL	-	65	ns
CY/BW/COMP "low"				
propagation delay				
Clock A/B to	Тсвн	-	85	ns
CY/BW/COMP "high"				
propagation delay				
LCTR and LLTC pulse	TLCW	60	-	ns
width				
Clock A/B to CYT, BWT	Ттғн	-	100	ns
and COMPT "high"				
propagation delay				
Clock A/B to CYT, BWT	TTFL	_	100	ns
and COMPT "low"	1116		100	115
progagation delay				
	T 1404/	60		22
WR pulse width		60	-	ns
RD to data out delay	TR	-	110	ns
$(\underline{CL} = \underline{20pF})$	-			
CS, RD Terminate to	Trt	-	30	ns
Data-Bus Tri-State				
	_			
Data-Bu <u>s s</u> et-up	TDS	15	-	ns (see Note 3)
time for WR				
Da <u>ta-B</u> us hold time for WR	TDH	30	-	ns (see Note 3)
C/D, CS set-up time for RD	TCRS	0	-	ns
C/\overline{D} , \overline{CS} hold time for \overline{RD}	TCRH	0	-	ns
C/\overline{D} set-up time for \overline{WR}	Tcws	15	-	ns (see Note 3)
C/\overline{D} hold time for \overline{WR}	Тсwн	30	-	ns (see Note 3)
CS set-up time for WR	Tsws	15	-	ns (see Note 3)
CS holdtime for WR	Тѕѡн	0	-	ns (see Note 3)
	1000	Ŭ		
Quadrature Mode:				
Clock A/B Validation delay	TCQV	_	160	ns
		-	100	115
(See NOTE 2)	Tou	000		22
A and B phase delay	Трн	208	-	ns Mul-
Clock A/B frequency	fCQ		1.2	MHz
CY, BW, COMP pulse width	Тсвw	75	180	ns

NOTE 1: A) In Divide by N mode, the maximum clock frequency is 10 MHz.

B) The maximum frequency for valid CY, BW, CYT, BWT, COMP, COMPT is 10 MHz.

NOTE 2: In quadrature mode A/B inputs are filtered and required to be stable for at least TCQV length to be valid.

NOTE 3: All \overline{WR} specifications are critical for proper operation of LS7166

