# LSI／CSI <br>  LS7338 

# DELAYED－OFF LIGHT SWITCH WITH PROGRAMMABLE ON－TIMER 

June 2001

## FEATURES：

－Phase－Lock Loop Synchronization allows use in Wall Switch Applications．
－Operation automatically sequences from Timed－On to Delayed－Off to Off．
－On－Timer programmable with external R－C．
－Transition from Timed－On to Delayed Off indicated by $31 \%$ drop in Delivered Power．
－Delayed－Off period denoted by Dim－to－Off operation． （See Note 1）
－Control input initiates Operating Sequence and can override Automatic Sequencing．
－ $50 / 60 \mathrm{~Hz}$ Line Frequency．
－+12 V to +18 V Operation（VSS－VDD）．
－LS7338（DIP）；LS7338－S（SOIC）－See Figure 1


FIGURE 1
NOTE 1：Dim－to－Off time is Mask Programmable．The standard IC is fixed at 209 seconds for 60 Hz ．Dim－to－Off time can be pro－ grammed within a range of 6.5 to 836 seconds．

## APPLICATIONS：

－WALL SWITCH for incandescent lighting in garage，corridor， staircase，child＇s bedroom，teenage study area．
－IN－LINE SWITCH for table lamps．

## DESCRIPTION：

The LS7338 is a monolithic MOS integrated circuit designed to turn a triac On and Off in a Power Switch for Incandescent Lighting．Ac－ tivation of SENSE or SLAVE inputs turns the triac On and starts a timer．The triac remains On for the duration of the Timer which is controlled by an external R－C connected to the OSCILLATOR input． When Time－out occurs，the power delivered by the triac is stepped down by $31 \%$ and then slowly reduced to Off over a fixed period of time．

In a typical application（Figure 5），the output of the LS7338 drives the gate of a triac in series with the load．

There are three states through which the LS7338 can be stepped． The states and their corresponding operating mode，phase angles and delivered power levels are shown in Table 1.

TABLE 1
（See Figures 2 and 3）
STATE 0
OPERATING MODE
OFF
STATE 1
STATE 2

PHASE ANGLE，ø
No Output
Timed－On
Delayed－Off

$$
107^{\circ} \text { to } 41^{\circ}
$$

## OPERATING DESCRIPTION：

Upon power up，internal power－on－reset starts the LS7338 in STATE 0 ．When the SENSE input transitions to logic 0 ，or the SLAVE input transitions to logic 1，the IC steps to STATE 1. When implemented as shown in the application example（Fig－ ure 5），this is accomplished by touching the appropriate Sensor Plate．Subsequent similar transitions at SENSE or SLAVE in－ puts cause the LS7338 to step through the sequence：

STATE 0 －－＞STATE 1 －－＞STATE 2 －－＞STATE 0，etc．
STATE 1 and STATE 2 are quasi－stable states．If left in STATE 1，after a time－out period determined by the frequency set at the OSC input（See I／O Description，Pin 6），the IC automatically steps to STATE 2．（If the OSC input is deactivated，STATE 1 becomes stable and its OPERATING MODE is denoted as On）． When the IC steps from STATE 1 to STATE 2，the output phase angle $\varnothing$ changes from $159^{\circ}$ to $107^{\circ}$ ．This corresponds to a delivered power reduction of $31 \%$ ，which causes a reduction of lamp brightness．This brightness change provides the user with a positive indication that the transition from STATE 1 to STATE 2 has occurred．The Time－out period for STATE 2 is fixed at 209 seconds for 60 Hz operation．（See Note 1．）

TD1＝STATE 1 Time－out period．
TD2＝STATE 2 Time－out period．
During the STATE 2 Time－out，the TRIG phase angle $\varnothing$（See Figure 2）is ramped down from $107^{\circ}$ to $41^{\circ}$ in decrements of $1.4^{\circ}$ ．When $\varnothing$ reaches $41^{\circ}$ ，the IC automatically steps to STATE 0 ，shutting the TRIG and lamp Off．

The slow Dim－to－Off in STATE 2 gives the user a continuing re－ minder that Delayed－Off is operating and provides the time and light with which to leave the area or to recycle the Light Switch． A new operating sequence from STATE 0 can be started only by transitions at the SENSE and SLAVE inputs．
（6）掓hercentage of full power delivered to a resistive load by the friacoswitc 7 －
spdf．dzsc．com

## INPUT/OUTPUT DESCRIPTION:

## SENSE (Pin 1)

A logic 0 applied to this input for a minimum of three SYNC cycles, TS1 ( 50 ms for $60 \mathrm{~Hz}, 60 \mathrm{~ms}$ for 50 Hz ), causes the circuit to step to the next state in the operating sequence.

## SLAVE (Pin 2)

Same description as SENSE (Pin 1) except that logic 1 replaces logic 0 . This input is designed to be used with Remote Extensions (See Figure 5 and Figure 6.)

## Vdd (Pin 3)

Supply voltage negative terminal.

## TRIG (Pin 4)

TRIG is a negative-going pulse occurring once every half cycle of the SYNC input. Pulse width is $33 \mu \mathrm{~s}$. Table 1 in the General Description shows values of the TRIG phase angle for the different states. (See Figure 2 and Figure 3.)

## Vss (Pin 5)

Supply voltage positive terminal.

## OSC (Pin 6)

An R-C network connected to this input controls the frequency of oscillation which determines the Time-out, TD1, in State 1. TD1 is approximately 255 RC. The Oscillator is active only in State 1. Chip to chip Oscillation Tolerance is $\pm 10 \%$ for fixed value of RC. Tie Pin 6 to Vss if a Time-out is not desired. (See Figure 5.)

## CAP (Pin 7)

The CAP input is for external component connection for the PLL filter capacitor. (See Figure 5.)

## SYNC (Pin 8)

The AC Line Frequency $(50 / 60 \mathrm{~Hz})$ is applied to this input. The Phase-Lock Loop synchronizes all internal timings to the AC signal at the SYNC input. (See Figure 5.)

## ABSOLUTE MAXIMUM RATINGS:

| PARAMETER | SYMBOL |
| :--- | :---: |
| DC supply voltage | VSS - VDD |
| Any input voltage | VIN |
| Operating temperature | TA |
| Storage temperature | TSTG |

VALUE +20
Vss-20 to Vss + . 5
0 to +85
-65 to +150
UNIT
V
V
${ }^{\circ} \mathrm{C}$
${ }^{\circ} \mathrm{C}$

DC ELECTRICAL CHARACTERISTICS:
( $\mathrm{TA}=25^{\circ} \mathrm{C}$, all voltages referenced to VDD )

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vss | +12 | - | +18 | V | - |
| Supply Current | Iss | - | 1.6 | 2.2 | mA | $\mathrm{Vss}=+15 \mathrm{~V},$ <br> Output off |
| Input Voltages |  |  |  |  |  |  |
| SYNC Lo | VIRL | 0 | - | Vss-9.5 | V | - |
| SYNC Hi | VIRH | Vss-5.5 | - | Vss | V | - |
| SENSE Lo | Viol | 0 | - | Vss-8 | V | - |
| SENSE Hi | Vioh | Vss-2 | - | Vss | V | - |
| SLAVE Lo | VivL | 0 | - | Vss-8 | V | - |
| SLAVE Hi | Vivh | Vss-2 | - | Vss | V | - |
| Input Current |  |  |  |  |  |  |
| SYNC, SENSE \& | IIH | - | - | 110 | uA | With Series $1.5 \mathrm{M} \Omega$ |
| SLAVE Hi |  |  |  |  |  | Resistor to 115VAC |
| SYNC, $\overline{\text { SENSE \& }}$ |  |  |  |  |  |  |
| SLAVE Lo | IIL | - | - | 100 | nA | - |
| TRIG Hi Voltage | VOH | - | Vss | - | V | - |
| TRIG Lo Voltage | Vol | - | Vss-8 | - | V | $\mathrm{VSS}=+15 \mathrm{~V}$ |
| TRIG Sink Current | los | 25 | - | - | mA | $\mathrm{Vss}=+15 \mathrm{~V}, \mathrm{VoL}=\mathrm{Vss}-4 \mathrm{~V}$ |

TRANSIENT CHARACTERISTICS (See Fig. 2 and 3)
(All timings are based on $\mathrm{Fs}=60 \mathrm{~Hz}$, unless otherwise specified.)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :--- | :---: | :---: | :---: |
| SYNC Frequency | Fs | 40 | - | 70 | Hz |
| SENSE/SLAVE Sense Time | Ts1 | 50 | - | Infinite | ms |
|  |  |  | 33 | - | $\mu \mathrm{s}$ |
| TRIG Pulse Width | Tw | - |  |  |  |
|  |  | - | $255 R C$ | - | s |
| STATE 1 Time-out period | TD1 | - | 209 | - | s |



FIGURE 2. OUTPUT CONDUCTION ANGLE, $\varnothing$


FIGURE 3. OUTPUT PHASE ANGLE Ø vs SENSE AND SLAVE


FIGURE 4. LS7338 BLOCK DIAGRAM

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

FIGURE 5. A TYPICAL LIGHT SWITCH APPLICATION


NOTES: 1. Use Connection A when Neutral is not available. Use Connection B when Neutral is available.
2. C7 is used only with Electronic Extension. R10 is used only with Mechanical Switch.
3. Connection between Pin 2 and Pin 3 is removed when SLAVE input is used.
4. See Table 2 for Component Functional Description

|  | 115 VAC | 220 VAC |  | 115 VAC | 220VAC | TABLE 2. FIGURE 5 | COMPONENT FUNCTIONAL DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) R1 | 270ת, 1W | 1k 2 , 2W | (1) C 2 | 0.334F,200V | $0.22 \mu \mathrm{~F}, 400 \mathrm{~V}$ |  |  |
| (2) R1 | $82 \Omega$ 1.5 M S | $82 \Omega$ 15 M ( | (2) ${ }^{\mathrm{C} 2}$ | ${ }_{47 \mathrm{l}}^{0.22 \mu \mathrm{~F}, 200 \mathrm{~V}}$ | ${ }_{4}^{0.14 \mathrm{~F}, 400 \mathrm{~V}}$ | COMPONENTS | FUNCTIONAL DESCRIPTION |
| R2 | $1.5 \mathrm{M} \Omega$ <br> 2 M - | $1.5 \mathrm{M} \Omega$ $4.7 \mathrm{M} \Omega$ | $\mathrm{Cl}_{\mathrm{C}}$ | 47मF | 47 HF |  |  |
| R4 | 2.7M 2 | 4.7M $\Omega$ | C5 | . 047 p F | . 047 pF | Z1, D1, R1, C2, C3 | DC Power Supply. |
| (3) R5 | $1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega$ | $1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega$ | C6 | (5) |  |  |  |
| R6 | $100 \Omega$ | $100 \Omega$ | ${ }_{\text {Z1 }}$ | 0.14F,200V | 0.14F, 400 V | R2, C4 | Current limit and filter AC for SYNC input. |
| R8 | (4) | (4) | D1 | 1N4148 | 1N4148 |  |  |
| R9 | $1.5 \mathrm{M} \Omega$ | 1.5M $\Omega$ | L1 | $100 \mu \mathrm{H}$ | $200 \mu \mathrm{H}$ | C1, L1 | RFI filtering for AC Mains. |
| $\begin{aligned} & \text { R10 } \\ & \text { C1 } \end{aligned}$ | $\begin{aligned} & 150 \mathrm{k} \Omega \\ & 0.15 \mathrm{FF}, 200 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 150 \mathrm{k} \Omega \\ & 0.15 \mu \mathrm{~F}, 400 \mathrm{~V} \end{aligned}$ | (6) T1 | Q4008L4 | Q5004L4 | C5 | PLL filter capacitor. |
| (1) Connection $A$ <br> (2) Connection B <br> (3) Select for desired touch sensitivity <br> (4) $100 \mathrm{k} \Omega \leq$ ( $\mathrm{R} 7+\mathrm{R} 8) \leq 10 \mathrm{M} \Omega$ <br> (5) ( $\mathrm{R} 7+\mathrm{R} 8$ ) $\mathrm{C} 6 \geq 5 \mathrm{~ms}$ <br> (6) Typical |  |  |  |  |  | R3, R4, R5 | Network sets the Touch Sensitivity for the SENSE input. |
|  |  |  |  |  |  | R6 | Current limiting and isolation between IC output and Triac Gate. |
| All Resistors $1 / 4 \mathrm{~W}$, all Capacitors 25 V unless otherwise specified |  |  |  |  |  | R7, R8, C6 | Oscillator R-C network. <br> Potentiometer R6 required only if providing user adjustment of Time-out, TD1. |
|  |  |  |  |  |  | R9, C7 | Filter for the Electronic Extension |
|  |  |  |  |  |  | R10 | Current limiting resistor for the Mechanical Switch Extension. |



FIGURE 6. ELECTRONIC SWITCH EXTENSION

EXTENSIONS: (See Figure 5 and Figure 6)
All sequence functions can also be inplemented by utilizing the SLAVE input. This can be done by either a mechanical switch or the electronic switch in conjunction with a sensing plate as shown in Figure 6. When the plate is touched, a logic high level is generated at the EXTENSION terminal for both half cycles of the line frequency.

