

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

32-BIT QUADRATURE COUNTER WITH SERIAL INTERFACE

GENERAL FEATURES:

- Operating voltage: 3.0V to 5.5V (VDD Vss)
- 5V count frequency: 40MHz
- 3V count frequency: 20MHz
- 32-bit counter (CNTR).
- 32-bit data register (DTR) and comparator.
- 32-bit output register (OTR).
- Two 8-bit mode registers (MDR0, MDR1) for programmable functional modes.
- 8-bit instruction register (IR).
- 8-bit status register (STR).
- Latched Interrupt output on Carry or Borrow or Compare or Index.
- Index driven counter load, output register load or counter reset.
- Internal quadrature clock decoder and filter.
- x1, x2 or x4 mode of quadrature counting.
- Non-quadrature up/down counting.
- Modulo-N, Non-recycle, Range-limit or Free-running modes of counting
- 8-bit, 16-bit, 24-bit and 32-bit programmable configuration synchronous (SPI) serial interface
- LS7366 (DIP); LS7366-S (SOIC); LS7366-TS (TSSOP) - See Figure 1-


SPI/MICROWIRE (Serial Peripheral Interface):

- Standard 4-wire connection: MOSI, MISO, SS/ and SCK.
- Slave mode only.

GENERAL DESCRIPTION:

LS7366 is a 32-bit CMOS counter, with direct interface for quadrature clocks from incremental encoders. It also interfaces with the index signals from incremental encoders to perform variety of marker functions.

For communications with microprocessors or microcontrollers, it provides a 4-wire SPI/MICROWIRE bus. The four standard bus I/Os are SS/, SCK, MISO and MOSI. The data transfer between a microcontroller and a slave LS7366 is synchronous. The synchronization is done by the SCK clocks supplied by the microcontroller. Each transmission is organized in blocks of 1 to 5 bytes of data. A transmission cycle is initiated by a high to low transition of the SS/ input. The first byte received in a transmission cycle is always an instruction byte, whereas the second through the fifth bytes are always interpreted as data bytes. A transmission cycle is terminated with the low to high transition of the SS/ input. Received bytes are shifted in at the MOSI input, MSB first, with the leading edges (high transition) of the SCK clocks. Output data are shifted out on the MISO output, MSB first, with the trailing edges (low transition) of the SCK clocks.



January 2005

Read and write commands cannot be combined. For example, when the device is shifting out read data on MISO output, it ignores the MOSI input, even though the SS/ input is active. SS/ must be terminated and reasserted before the device will accept a new command.

The counter can be configured to operate as a 1, 2, 3 or 4-byte counter. When configured as a n-byte counter, the CNTR, DTR and OTR are all configured as n-byte registers, where n = 1, 2, 3 or 4. The content of the instruction/data identity is automatically adjusted to match the n-byte configuration. For example, if the counter is configured as a 2-byte counter, the instruction "write to DTR" expects 2 data bytes following the instruction byte. If the counter is configured as a 3-byte counter, the same instruction will expect 3 bytes of data following the instruction byte.

Following the transfer of the appropriate number of bytes any further attempt of data transfer is ignored until a new instruction cycle is started by switching the SS/ input to high and then low.

The counter can be programmed to operate in a number of different modes, with the operating characteristics being written into the two mode registers MDR0 and MDR1. Hardware I/Os are provided for event driven operations, such as processor interrupt and index related functions.

I/O Pins:

Following is a description of all the input/output pins.

A (Pin 12) **B** (Pin 11)

Inputs. A and B quadrature clock outputs from incremental encoders are directly applied to the A and B inputs of the LS7366. These clocks are ideally 90 degrees out-of-phase signals. A and B inputs are validated by on-chip digital filters and then decoded for up/down direction and count clocks. In non-quadrature mode, A serves as the count input and B serves as the direction input (B = high enables up count, B = low enables down count). In non-quadrature mode, the A and B inputs are not filtered internally, and are instantaneous in nature.

INDEX (Pin 10)

Input. The INDEX is a programmable input that can be driven directly by the Index output of an incremental encoder. It can be programmed via the MDR to function as one of the following:

LCNTR (load CNTR with data from DTR), RCNTR (reset CNTR), or LOTR (load OTR with data from CNTR). Alternatively, the INDEX input can be masked out for "no functionality".

In quadrature mode, the INDEX input is validated with the filter clock in order to synchronize with the quadrature inputs A and B. To be valid, the INDEX signal in quadrature mode must overlap the condition in which both A and B are low or both A and B are high. In non-quadrature mode, however, the INDEX input is instantaneous in nature and totally independent of A and B.

fcкi (Pin 2), **fcкo** (Pin 1)

Input, Output. A crystal connected between these 2 pins generates the basic clock for filtering the A, B and INDEX inputs in the quadrature count mode. Instead of a crystal the **fck**i input may also be driven by an external clock.

The frequency at the fCKi input is either divided by 2 (if MDR0 <B7> = 1) or divided by 1 (if MDR0 <B7> = 0) for the filter circuit. For proper filtering of the A, B and the Index inputs the following condition must be satisfied:

ff 4fQA

Where ff is the internal filter clock frequency derived from the fCKi in accordance with the status of MDR0 <B7> and fQA is the maximum frequency of Clock A in quadrature mode. In non-quadrature count mode, fCKi is not used and should be tied off to any stable logic state.

SS/ (Pin 4)

A high to low transition at the SS/ (Slave Select) input selects the LS7366 for serial bi-directional data transfer; a low to high transition disables serial data transfer and brings the MISO output to high impedance state. This allows for the accommodation of multiple slave units on the serial I/O.

CNT_EN (Pin 12)

Input. Counting is enabled when CNT_EN input is high; counting is disabled when this input is low. There is an internal pull-up resistor on this input.

LFLAG/ (Pin 8), DFLAG/ (Pin 9)

Outputs. LFLAG/ and DFLAG/ are programmable outputs to flag the occurences of Carry (counter overflow), Borrow (counter underflow), Compare (CNTR = DTR) and INDEX. The LFLAG/ is an open drain latched output. In contrast, the DFLAG/ is a pushpull instantaneous output. The LFLAG/ can be wired in multislave configuration, forming a single processor interrupt line. When active LFLAG/ switches to logic 0 and can be restored to the high impedence state only by clearing the status register, STR. In contrast, the DFLAG/ dynamically switches low with occurences of Carry, Borrow, Compare and INDEX conditions.

The configuration of LFLAG/ and DFLAG/ are made through the control register MDR1. In free-running count mode LFLAG/ and DFLAG/ output the same status information in latched and dynamic form, respectively. In single-cycle mode the DFLAG/ outputs CY and BW signals independent of the MDR1 configuration. In range-limit and modulo-n modes, DFLAG/ outputs CMP signal in count-up direction (at CNTR = DTR) and BW signal when CNTR underflows independent of the MDR1 configuration. In effect, DFLAG/ generates mode-relevant marker signals in all modes, excepting the free-running count mode wherein MDR1 configures the output signal selection.

MOSI (RXD) (Pin 7)

Input. Serial output data from the host processor is shifted into the LS7366 at this input.

MISO (TXD) (Pin 6)

Output. Serial output data from the LS7366 is shifted out on the MISO (Master In Slave Out) pin. The MISO output goes into high impedance state when SS/ input is at logic high, providing multiple slave-unit serial outputs to be wire-ORed.

SCK (Pin 5)

Input. The SCK input serves as the shift clock input for transmitting data in and out of LS7366 on the MOSI and the MISO pins, respectively. Since the LS7366 can operate only in the slave mode, the SCK signal is provided by the host processor as a means for synchronizing the serial transmission between itself and the slave LS7366.

REGISTERS:

The following is a list of LS7366 internal registers:

Upon power-up the registers DTR, CNTR, STR, MDR0 and MDR1 are reset to zero.

DTR. The DTR is a software configurable 8, 16, 24 or 32-bit input data register which can be written into directly from MOSI, the serial input. The DTR data can be transferred into the 32-bit counter (CNTR) under program control or by hardware index signal. The DTR can be cleared to zero by software control. In certain count modes, such as modulo-n and range-limit, DTR holds the data for "n" and the count range, respectively. In compare operations, whereby compare flag is set, the DTR is compared with the CNTR.

CNTR. The CNTR is a software configurable 8, 16, 24 or 32-bit up/down counter which counts the up/down pulses resulting from the quadrature clocks applied at the A and B inputs, or alternatively, in non-quadrature mode, pulses applied at the A input. By means of IR intructions the CNTR can be cleared, loaded from the DTR or in turn, can be transferred into the OTR. The "clear CNTR" and the "load CNTR" commands in the "range-limit" mode, however have limitations. In this mode when the CNTR is frozen in up count direction at CNTR = DTR, a "clear CNTR" command will only function if the count direction is reversed from up to down. Similarly, in the down direction at CNTR = 0, a "load CNTR" command will only function if the direction is reversed from down to up. OTR. The OTR is a software configuration 8, 16, 24 or 32-bit register which can be read back on the MISO output. Since instantaneous CNTR value is often needed to be read while the CNTR continues to count, the OTR serves as a convenient dump site for instantaneous CNTR data which can then be read without interfering with the counting process. PLS: Power loss indicator latch; set upon power up STR. The STR is an 8-bit status register which stores count related status information. U/D: Count direction indicator: 0: count down, 1: count up S: Sign bit. 1: negative, 2: positive CY BW CMP IDX CEN PLS | U/D S A "CLR STR" command to IR resets all status bits except CEN 6 5 4 3 2 1 0 and U/D. In quadrature mode, if the quadrature clocks have been halted, the status bits CY, BW and CMP are not affected CY: Carry (CNTR overflow) latch by a "CLR STR" command under the following conditions: BW: Borrow (CNTR underflow) latch CY: If CNTR = FFFFFFF with status bit U/D = 1 CMP: Compare (CNTR = DTR) latch BW: If CNTR = 0 with status bit U/D = 0IDX: Index latch CMP: If CNTR = DTR CEN: Count enable status: 0: counting disabled, In non-quadrature mode the same rules apply if input A is held at 1: counting enabled logic low. B2 B1 B0 = XXX (Don't care) B5 B4 B3 = 000: Select none IR. The IR is an 8-bit register that fetches instruction bytes from = 001: Select MDR0 the received data stream and executes them to perform such = 010: Select MDR1 functions as setting up the operating mode for the chip (load the = 011: Select DTR MDR) and data transfer among the various registers. = 100: Select CNTR = 101: Select OTR B7 B6 B5 B4 B3 B2 B1 B0 = 110: Select STR = 111: Select none B7 B6 = 00: CLR register = 01: RD register = 10: WR register = 11: LOAD register The actions of the four functions, CLR, RD, WR and LOAD are elaborated in Table 1. TABLE 1 Number of Bytes **OP Code** Register Operation MDR0 Clear MDR0 to zero MRD1 Clear MDR1 to zero 1 CLR DTR None CNTR Clear CNTR to zero OTR None Clear STR to zero STR MDR0 Output MDR0 serially on TXD (MISO) MDR1 Output MDR1 serially on TXD (MISO) 2 to 5 RD DTR None CNTR Transfer CNTR to OTR, then output OTR serially on TXD (MISO) OTR Output OTR serially on TXD (MISO) Output STR serially on TXD (MISO) STR MDR0 Write serial data at RXD (MOSI) into MDR0 Write serial data at RXD (MOSI) into MDR1 MDR1 2 to 5 WR DTR Write serial data at RXD (MOSI) into DTR CNTR None None OTR STR None MDR0 None MDR1 None 1 LOAD DTR None CNTR Transfer DTR to CNTR in "parallel" Transfer CNTR to OTR in "parallel" OTR

5	n of the MDR bits			-		
B7 B6	B5 B4 B3	B2 B	31 B0			
B1 B0 = 00: non-quadratu	ire count mode. (A	= clock, E	= directio	n).		
= 01: x1 quadratur	e count mode (on	e count pe	r quadratu	re cycle).		
= 10: x2 quadratur = 11: x4 quadratur						
		n counts p	er quadra	ure cycle).		
B3 B2 = 00: free-running of		on dio obto				
= 01: single-cycle c = 10: range-limit co						
respectively;	counting freezes	at these lin	its but rea	umes when dire	ction reverses).	
= 11: modulo-n cou where n – DT	Int mode (input co R, in both up and			is divided by a fa	actor of (n+1),	
where h = D	it, in bour up and	uown une				
B5 B4 = 00: disable index			(1			
= 01: configure ind = 10: configure ind						
= 11: configure ind						
P6 – 0: Nogotivo indo	v input					
B6 = 0: Negative index = 1: Positive index						
B7 = 0: Filter clock div	ision factor = 1					
= 1: Filter clock div	vision factor = 2					
DD1 The MDD1 (Mede D	aciatar 1) ia an 0 k	it read/writ	o rogiotor	which is append	ad to MDD0 for ad	
IDR1. The MDR1 (Mode Re pon power-up MDR1 is clea		it read/wri	e register	which is append	ed to MDRU for ad	ditional modes.
B7 B6	B5 B4 B3	B2 E	1 B0			
B1 B0 = 00: 4-byte counter						
= 01: 3-byte counte						
= 10: 2-byte counte = 11: 1-byte counte						
-						
B2 = 0: Enable count = 1: Disable count						
= 1. Disable could $B3 = :$ not used	ung					
B4 = 0: NOP						
= 1: FLAG on IDX	(B4 of STR)					
B5 = 0: NOP = 1: FLAG on CM	P (B5 of STR)		E. Annelia			
B6 = 0: NOP			E: Applica	ble to both		
= 1: FLAG on BW	(B6 of STR)					
B7 = 0: NOP = 1: FLAG on CY	(B7 of STP)					
= 1. FLAG UNCT	(B/0/31K) _	1				
BSOLUTE MAXIMUM RA	TINGS: (All voltag	ges referer	ced to Vs	s)		
Parameter	Symbol		Values		Unit	
Falameler	VDD		+7.0		V	
		Vcc	0.3 to V	D + 0.3	V	
OC Supply Voltage /oltage	Vin	V 55				
C Supply Voltage	Vin Ta	V 55 1	-25 to +8		oC oC	

DC Electrical Characteristics . (TA = -25° C to $+85^{\circ}$ C)							
Parameter	Symbol	Min.	TYP	Max.	Unit	Remarks	
Supply Voltage	Vdd	3.0	-	5.5	V	-	
Supply Current	ldd	300	400	450	μA	VDD = 3.0V	
	ldd	700	800	950	μA	VDD = 5.0V	
Input Voltages							
fcкi, Logic high	Vсн	-	2.1	2.3	V	VDD = 3.0V	
	Vсн	-	3.5	3.7	V	VDD = 5.0V	
fскi, Logic Low	VCL	0.7	0.9	-	V	VDD = 3.0V	
	VCL	1.3	1.5	-	V	VDD = 5.0V	
All other inputs, Logic High	VAH	-	1.9	2.1	V	VDD = 3.0V	
	VAH	-	3.2	3.5	V	VDD = 5.0V	
All other inputs, Logic Low	VAL	0.5	0.7	-	V	VDD = 3.0V	
	VAL	1.0	1.2	-	V	VDD = 5.0V	
Input Currents:							
CNT_EN Low	IIEL	-	3.0	5.0	μΑ	VAL = 0.7V, VDD = 3.0V	
	liel	-	10.0	15.0	μA	VAL = 1.2V, VDD = 5.0V	
CNT_EN High	lieh	-	1.0	3.0	μA	Vah = 1.9V, Vdd = 3.0V	
	lieh	-	4.0	6.0	μΑ	VAH = 3.2V, VDD = 5.0V	
All other inputs, High or Low	-	-	0	0	μΑ	-	
Output Currents:							
FLAG Sink	IOFL	-1.3	-2.0	-	mA	VOUT = $0.5V$, VDD = $3.0V$	
	IOFL	-3.2	-4.0	-	mA	Vout = $0.5V$, VDD = $5.0V$	
FLAG Source	-	0	0	-	mA	Open Drain Output	
fско Sink	IOCL	-1.3	-2.0	-	mA	Vout = $0.5V$, Vdd = $3.0V$	
	IOCL	-3.2	-4.0	-	mA	Vout = $0.5V$, VDD = $5.0V$	
fcko Source	Іосн	1.3	2.0	-	mA	VOUT = $2.5V$, VDD = $3.0V$	
	Іосн	3.2	4.0	-	mA	Vout = $4.5V$, VDD = $5.0V$	
TXD/MISO:							
Sink	IOML	-1.5	-2.4	-	mA	Vout = $0.5V$, VDD = $3.0V$	
	IOML	-3.8	-4.8	-	mA	Vout = $0.5V$, VDD = $5.0V$	
Source	Іомн	1.5	2.4	-	mA	Vout = $0.5V$, VDD = $3.0V$	
000.00	Іомн	3.8	4.8	-	mA	VOUT = 0.5V, VDD = 5.0V	
		0.0					

Transient Characteristics. (TA = $-25^{\circ}C$ to $+85^{\circ}C$, VDD = 5V ± 10%)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
(See Fig. 2 & 3)					
SCK High Pulse Width	tСH	100	-	ns	-
SCK Low Pulse Width	tCL	100	-	ns	-
SS/ Set Up Time	tCSL	100	-	ns	-
SS/ Hold Time	tCSH	100	-	ns	-
Quadratura Mada					
Quadrature Mode					
(See Fig. 4, 6 & 7) fскı High Pulse Width	t1	12		ns	
fcki Pulse Width	t2	12	-	ns	-
fcki Frequency	fFCK	12	- 40	MHz	-
		-	40		-
Effective Filter Clock fF Period	t3	25	-	ns	$t_3 = t_1 + t_2$, MDR0 <7> = 0
	t3	50	-	ns	$t_3 = 2(t_1+t_2), MDR0 < 7 > = 1$
Effective Filter Clock fF frequency	fF	-	40	MHz	fF = 1/t3
Quadrature Separation	t4	26	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	52	-	ns	t5 2t3
Quadrature Clock frequency	fqa, fqb	-	9.6	MHz	fQA = fQB < 1/4t3
Quadrature Clock to Count Delay	tQ1	4t3	5t3	-	-
x1 / x2 / x4 Count Clock Pulse Width	n tQ2	12	-	ns	tQ2 = (t3)/2
Index Input Pulse Width	tid	32	-	ns	tid > t4
Index Set Up Time	tis	-	5	ns	-
Index Hold Time	tih	-	5	ns	-
Quadrature clock to	tfl	4.5t3	5.5t3	ns	-
DFLAG/ or LFLAG/ delay					
DFLAG/ output width	tfw	26	-	ns	tfw = t4
•					

Parameter Non-Quadrature Mode (See Fig. 5 & 8)	Symbol	Min. Value	Max.Value	Unit	Remarks
Clock A - High Pulse Width	t6	12	-	ns	-
Clock A - Low Pulse Width	t7	12	-	ns	-
Direction Input B Set-up Time	t8S	12	-	ns	-
Direction Input B Hold Time	t8H	10	-	ns	-
Clock Frequency (non-Mod-N)	fA	-	40	MHz	fA = (1/(t6 + t7))
Clock to DFLAG/ or LFLAG/ delay	t9	20	-	ns	-
DFLAG/ output width	t10	12	-	ns	t10 = t7

Transient Characteristics. (TA = -25° C to $+85^{\circ}$ C, VDD = 3.3V ± 10%)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
(See Fig. 2 & 3) SCK High Pulse Width	tсн	120	_	ns	_
SCK Low Pulse Width	tCL	120	-	ns	_
SS/ Set Up Time	tCSL	120	-	ns	_
SS/ Hold Time	tCSL	120	-	ns	_
	10311	120	-	115	-
Quadrature Mode					
(See Fig. 4, 6 & 7)					
fcкi High Pulse Width	t1	24	-	ns	-
fcki Pulse Width	t2	24	-	ns	-
fcki Frequency	fFCK	-	20	MHz	-
Effective Filter Clock fF Period	t3	50	-	ns	t3 = t1+t2, MDR0 <7> = 0
	t3	100	-	ns	$t_3 = 2(t_1+t_2), MDR0 < 7 > = 1$
Effective Filter Clock fF frequency	fF	-	20	MHz	$fF = 1/t_3$
Quadrature Separation	t4	52	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	105	-	ns	t5 2t3
Quadrature Clock frequency	fqa, fqb	-	4.5	MHz	$fQA = fQB < 1/4t_3$
Quadrature Clock to Count Delay	tQ1	4t3	5t3	-	-
x1/x2/x4 Count Clock Pulse Width	tQ2	25	-	ns	tQ2 = (t3)/2
Index Input Pulse Width	tid	60	-	ns	tid > t4
Index Set Up Time	tis	-	10	ns	-
Index Hold Time	tih	-	10	ns	-
Quadrature clock to	tfl	4.5t3	5.5t3	ns	-
DFLAG/ or LFLAG/ delay					
DFLAG/ output width	tfw	52	-	ns	tfw = t4
Non-Quadrature Mode					
(See Fig. 5 & 8)					
Clock A - High Pulse Width	t6	24	-	ns	_
Clock A - Low Pulse Width	t8 t7	24	_	ns	
Direction Input B Set-up Time	tas	24	_	ns	_
Direction Input B Hold Time	t8H	24	-	ns	_
Clock Frequency (non-Mod-N)	fA	-	40	MHz	fA = (1/(t6 + t7))
Clock to DFLAG/or	t9	- 40	-	ns	A = (1)(10 + 17))
LFLAG/ delay	L9	70	-	113	
DFLAG/ output width	t10	24	-	ns	t10 = t7
	ιυ	24	-	113	u = u

