

RangeMAX™

LX1686

DIGITAL DIMMING CCFL CONTROLLER IC

PRELIMINARY DATA SHEET

DESCRIPTION

INNOVATION

The LX1686 Backlight Controller IC provides all the control functions needed to implement Linfinity's direct drive inverters used to operate cold cathode fluorescent lamps (CCFL's). This IC can be used to control single or multiple-lamp configurations. CCFL's are used for back or edge lighting of liquid crystal flat panel displays (LCD's) and typically find application in notebook computers, web browsers, automotive and industrial instrumentation, and entertainment systems.

THE INFINITE POWER OF

The LX1686 includes a PWM controlled lamp current burst circuit that can provide a >100:1 dimming range from a simple zero to 2.5V potentiometer input. The PWM dimming burst rate is easily synchronized to the LCD panel's frame rate to prevent interference from optical beat frequencies.

Safety and reliability features include a new dual feedback contol loop that permits regulation of maximum lamp strike voltage as well as lamp current. Regulating maximum lamp voltage permits the designer to provide for ample worst case lamp strike voltage while at the same time conservatively limit maximum open circuit voltage.

An innovative new strike voltage generation technique enables the module designer to optimize high voltage transformer design for maximum operating efficiency with no power dissipating overhead to guarantee strike capability.

Direct drive topology is a non-resonant, oscillator-controlled PWM regulation method. The LX1686 allows a wide choice of fixed operating frequencies to match lamp current frequency to the lamp's most efficient operating point, and to minimize high frequency interference.

KEY FEATURES

- RangeMAXTM Wide Range Dimming (>100:1)
- Synchronizable To Display Video Frequency
- High Voltage Feedback Loop Directly Controls Maximum Open Lamp And Minimum Strike Voltages
- Transformer Protected From Over-Heating During Lamp Striking
- Micro-Amp Sleep Mode
- User-Programmable Fixed Frequency Operation
- Under-Voltage Lockout Feature With Power-Up Reset
- Built-In Soft-Start Feature
- Operates With 3.3V or 5V Power Supplies
- 100mA Output Drive Capability

APPLICATIONS


- Notebooks
- Instrumentation Displays
- Desktop Computer Monitors
- Low Ambient Light Displays (used in Aircraft, Automobiles, and Hand-held Equipment)

BENEFITS

- Extemely High Efficiency From 3.3V or 5V Power Supplies
- Lower Cost Than Conventional Buck / Royer
 Inverter Topologies
- Improved Lamp Strike Capability
- Improved Over-Voltage Control

NOTE: For current data & package dimensions, visit our web site: http://www.linfinity.com.

PRODUCT HIGHLIGHT



Light emitted by a CCFL is proportional to the current flowing through it. There are two ways to control the current: by adjusting the amplitude of a continuous AC current; or, as with RangeMAX technology, by varying the amount of time a burst of full current is present. RangeMAX technology frees the backlight inverter module designer to operate in a lower brightness and lower power consumption mode than is possible with conventional amplitude control methods.



Note: All surface-mount packages are available in Tape & Reel. Append the letter "T" to part number. (i.e. LX1686CPWT)



LX1686 RangeMAX™

DIGITAL DIMMING CCFL CONTROLLER IC

PRELIMINARY DATA SHEET

Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.

PACKAGE PIN OUTS AOUT ___ 24 BOUT 23 VDD_P 22 VDD VSS_P ____ VSS 🗆 AFD_C _____4 21 TRI_C 20 OLSNS 19 ISNS RAMP C ____ RAMP R . FVERT | 7 18 ____ ICOMP 17 VSNS PD CR 🗆 vco_c □□ 16 **VCOMP** 15 BRT BRT POS 10 BRITE 🗆 11 14 ____ I_R DIG_DIM 🗆 13 ENABLE PW PACKAGE (Top View)

THERMAL DATA

PW PACKAGE:

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ_{LA}

100°C/W

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$. The θ numbers are guidelines for the thermal performa

The θ_{JA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the recommended operating conditions of T_A = 0 to 85°C, VDD=VDD_P= 3.0 to 5.5V) (Ri = $40k\Omega$, C_{VCO} = 0.01μ F, C_{AED} = 0.22μ F, C_{TRI} = 0.83μ F, C_{RAMP} = 208pF, R_{RAMP} = $15k\Omega$, C_{PD} = 0.22μ F, C_{PDC} = 0.047μ F, R_{PD} = $110k\Omega$.)

Parameter		Test Conditions	LX1686			Units	
		rest conditions	Min.	Тур.	Max.		
Power Supply Voltage		VDD = VDD_P	3		5.5	٧	
Operating Current	I _{DD}	VDD = VDD_P = 5V		5	7	mA	
Power Supply Voltage		VDD = VDD_P	3		5.5	٧	
Output Buffer Operating Current		Volsns = VDD = VDD_P = 5V, $C_A = C_B = 1000pF$		2	10	mA	
UVLO Threshold			2.7		2.9	٧	
UVLO Hysteresis	V _{TH_UVLO}			160		m۷	
Direct Drive Ramp Block							
Triangular Wave Generator Analog Output Peak Voltage	V_{P_TRI}			2.25		٧	
Triangular Wave Generator Analog Output Valley Voltage				0.75		٧	
Triangular Wave Generator Oscillation Frequency				10		Hz	
Triangular Wave Generator Oscillation Charge Current		Tri_c = 0V	-2.3	-2.55	-2.9	μA	
Triangular Wave Generator Oscillation Discharge Current		Tri_c = 3V	2.3	2.65	2.9	μA	
Ramp Generator Analog Output Peak Voltage				2.25		٧	
Ramp Generator Analog Output Valley Voltage				0.75		٧	
Ramp Frequency Change Threshold	$V_{TH_RAMP_R}$	VDD = 3V	1.4	1.5	1.65	٧	
		VDD = 5.5V	1.55	1.65	1.8	٧	
Ramp Generator Oscillation Frequency - Nominal		$V_{TRI_C} = 1.4V$	84	100	116	KHz	
Ramp Generator Oscillation Frequency - Maximum		$V_{TRI_C} = 2.25V$	170	200	256	KHz	
OLSNS Threshold Voltage		VDD = 3V	250	300	360	m۷	
OLSNS Hysteresis		VDD = 3V		45		mV	
OLSNS-to-ICOMP Propagation Delay		GBD		1		μS	

DIGITAL DIMMING CCFL CONTROLLER IC

PRELIMINARY DATA SHEET

ELECTRICAL CHARACTERISTICS (continued)							
Parameter	Symbol	Test Conditions	LX1686			Units	
Digital Dimmer Block			Min.	Тур.	Max.		
FVERT Input Frequency Capture Range	F _{R_FVERT}		40		200	Hz	
FVERT Logic Threshold	V _{TH_FVERT}	Design Reference Only	+0	VDD/2	200	V	
FVERT Input Resistance		Design Reference Only	_	50		kΩ	
VCO Analog Output Peak Voltage	R _{FVERT}	Design Reference Only		2.5		V K52	
	V _{P_VCO}			0.65		V	
VCO Analog Output Valley Voltage	V _{v_vco}	V 2V VDD 2V	-6.4	-5.8	-5.2		
VCO Forced Source Current Forced VCO Oscillation Frequency	F _{R_VCO_I_SRC}	$V_{PD_CR} = 3V$, $VDD = 3V$ $AFC_C = 0V$, $C_{VCO} = 0.01 \mu F$	-0.4	250	-5.2	μA Hz	
	F _{X_vco}	FVERT Frequency is 200Hz, VDD = 3V		1000		ms	
Auto-Frequency Detection Response	T _{D_AFD}	FVERT Frequency is 200Hz, VDD = 3V	0	1000	VDD	V	
BRITE Voltage Range	V _{R_BRITE}	V VDD ox floor DDITE O EV	2.35	2.5	2.65	V	
Full-Brightness Brite Input Voltage	V _{BRITE_FULL}	V _{BRT_POS} = VDD or float; BRITE = 2.5V	2.35	2.5	2.65	V	
Full Daving and Dritte Institute Vallence	V	$V_{BRT_POS} = OV$, BRITE = 0.5V	0.35	0.5	0.65	V	
Full-Darkness Brite Input Voltage	V_{BRITE_DARK}	V _{BRT_POS} = VDD or float BRITE = 0.5V	0.35	0.5	0.65	V	
DDITE : ISOUR B B		$V_{BRT_POS} = OV$, BRITE = 2.5V	0.33	300	0.03	· ·	
BRITE-to-ICOMP Propagation Delay	T _{D_BRITE}			VDD/2		ns V	
BRITE_POS Logic Threshold				VDD/2		V	
DIG_DIM Logic Threshold				VDD/2		V	
Direct Drive PWM Block				1			
ISNS Threshold Voltage Range	V_{R_ISNS}	DIG_DIM = VDD	0		2.5	٧	
VAMP Transconductance	G _{M_VAMP}	VCOMP = 1.25V		400		µmho	
VAMP Output Source Current	I _{S_VAMP}	VCOMP = 1.5V	10	50	110	μA	
VAMP Output Sink Current	I _{SK_VAMP}	VCOMP = 1.5V	20	70	120	μA	
VAMP Output Voltage Range	V_{R_VAMP}		0		VDD	٧	
VSNS Threshold Voltage	$V_{\text{TH_VSNS}}$	VCOMP = VSNS	1.12	1.25	1.38	٧	
VCOMP Discharge Current	I _{D_VCOMP}	VCOMP = 0.5V, VDD = 3V	0.8	1.5	10	mA	
IAMP Transconductance	G_{M_IAMP}	BRITE = 0.5 - 2.6V	70	200	700	µmhc	
IAMP Output Source Current	I _{S_IAMP}	ICOMP = 1.5V, VDD = 3V	-15	-40	-80	μA	
IAMP Output Sink Current	I _{SK_IAMP}	ICOMP = 1.5V, VDD = 3V	20	60	100	μA	
IAMP Output Voltage Range	V_{R_IAMP}		0		VDD	٧	
IAMP Input Offset Voltage	T _{SS}	$C_{VCOMP} = 1\mu F$		40		ms	
VCMP Input Offset Voltage	V_{OS_VCMP}	VCOMP = 1.25V, VDD = 3V	-10	3	10	m۷	
VCOMP-to-Output Propagation Delay	T_{D_VCOMP}	VDD = 3V		250	500	ns	
ICMP Input Offset Voltage	V_{OS_ICMP}	ICOMP = 0.5 to 2.25V, VDD = 3V	-10	3	10	m۷	
ICOMP-to-Output Propagation Delay	T_{D_ICOMP}	BRITE = 1.25V, RAMP_C = 2V, VDD = 3V		1100		ns	
Output Buffer Block	·		-				
Output Sink Current	I _{SK_OUTBUF}	AOUT, BOUT = VDD = 3V	25	45	80	mA	
·	58_55,801	AOUT, BOUT = 1V, VDD = 3V	20	35	55	mA	
Output Source Current	I _{S_OUTBUF}	AOUT, BOUT = 0V, VDD = 3V	-35	-50	-80	mA	
	15_55,156,	AOUT, BOUT = 2V, VDD = 3V	-20	-40	-55	mA	
Bias Control Block	1	, , /	1	1	1		
Voltage at Pin I_R	V _{IR}		0.98		1.02	٧	
Pin I_R Maximum Source Current	I _{MAX_IR}	Design Reference Only	1 3.75	50		μA	
VBG Output Resistance		Design Reference Only		10		kΩ	
ENABLE Logic Threshold - 3V	R _{O_VBG} V _{EN3V}	VDD = 3V	1.5	1.9	2.4	V V	
ENABLE Logic Threshold - 5.5V	V _{EN5.5}	VDD = 5.5V	2.7	3.2	3.6	V	
ENABLE Threshold Hysteresis - 3V		100 - 3.31	- 2.7	0.45	3.0	V	
ENABLE Threshold Hysteresis - 5.5V	V _{H_EN3}			350		mV	
ENABLE THESHOLD MYSLETESIS - 3.34	V _{H_EN5.5}			330		1114	

LX1686 RangeMAXTM

DIGITAL DIMMING CCFL CONTROLLER IC

PRELIMINARY DATA SHEET

FUNCTIONAL PIN DESCRIPTION				
Pin Number	Pin Designator	Description		
1	AOUT	Output driver A.		
2	VSS_P	Power ground for output drivers only.		
3	VSS	Signal ground.		
4	AFD_C	Connects to an external cap, C _{AFD} . Forcing to ground or VDD will make the VCO oscillate at approximately 50% of the maximum VCO frequency. Forcing to VDD/2 will make the VCO oscillate at 2x the FVERT frequency.		
5	RAMP_C	Connects to external capacitor C _{RAMP} for setting Direct Drive PWM operating frequency.		
6	RAMP_R	Connects to external resistor R _{RAMP} for setting Direct Drive PWM operating frequency.		
7	FVERT	Vertical frequency reference digital input. Has internal pull down.		
8	PD_CR	Phase Detector Filter. Part of phase lock loop. Connects to external capacitor and resistor network.		
9	VCO_C	Connects to external capacitor C _{VCO} .		
10	BRT_POS	Brightness control polarity. Has internal pullup. Leave open or pull up to VDD for dimming brightness proportional to BRITE voltage, connec to ground for brightness inversely proportional to BRITE voltage.		
11	BRITE	Analog voltage input for brightness control.		
12	DIG_DIM	Digital Dimming Enable internal pullup. Leave open or pull up to VDD for operating in digital dimming mode. Connect to ground for analog dimming mode.		
13	ENABLE	Chip Enable internal pullup. High enables the chip. Low disables.		
14	I_R	Current Reference Resistor. External resistor to ground (Ri) determines internal capacitor C _{ICOMP} .		
15	BRT	Current Error Amplifier non-inverting input.		
16	VCOMP	Voltage Error Amplifier output. Connects to external frequency compensation capacitor C _{VCOMP} . Controls soft-start timing.		
17	VSNS	Voltage Error Amplifier inverting input.		
18	ICOMP	Current Error Amplifier output. Connects to external frequency compensation capacitor C _{ICOMP} .		
19	ISNS	Current Error Amplifier inverting input.		
20	OLSNS	Open Lamp Sense Input.		
21	TRI_C	Connects to external capacitor C _{TRI} for setting strike frequency ramp slope.		
22	VDD	VDD		
23	VDD_P	Dedicated VDD for output buffers only.		
24	BOUT	Output driver B.		

RangeMAX[™] LX1686

DIGITAL DIMMING CCFL CONTROLLER IC

PRELIMINARY DATA SHEET

