查询PCM1728供应商



Sound CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER

FEATURES

- ENHANCED MULTI-LEVEL DELTA-SIGMA DAC
- SAMPLING FREQUENCY (fs): 16kHz 96kHz
- INPUT AUDIO DATA WORD: 16-, 20-, 24-Bit
- HIGH PERFORMANCE: THD+N: -96dB
 Dynamic Range: 106dB
 SNR: 106dB

Analog Output Range: 0.62 x V_{cc} (Vp-p)

- 8x OVERSAMPLING DIGITAL FILTER: Stop Band Attenuation: -82dB Passband Ripple: ±0.002dB
- MULTI FUNCTIONS: Digital De-emphasis Soft Mute Zero Flag
- +5V SINGLE SUPPLY OPERATION

DESCRIPTION

The PCM1728 is designed for mid- to high-grade digital audio applications which achieve 96kHz sampling rates with 24-bit audio data. PCM1728 uses a newly developed, enhanced multi-level delta-sigma modulator architecture that improves audio dynamic performance and reduces jitter sensitivity in actual applications. The internal digital filter operates at 8X oversampling at a 96kHz sampling rate.

The PCM1728 has superior audio dynamic performance, 24-bit resolution, and 96kHz sampling, making it ideal for mid- to high-grade audio applications such as CD, DVD, and musical instruments.



SC. International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

All specifications at +25°C, +V_{CC} = +V_{DD} = +5V, f_S = 44.1kHz, and 24-bit input data, SYSCLK = 384 f_S , unless otherwise noted.

		PCM1728			
PARAMETER	CONDITIONS	TIONS MIN		MAX	UNITS
RESOLUTION			24		Bits
DATA FORMAT					
Audio Data Interface Format			Standard/I ² S	<u>.</u>	
Data Bit Length		1	6/20/24 Selectable	e	
Audio Data Format		MSB-F	irst, Two's Binary	Comp	
Sampling Frequency (f _S)		16		96	kHz
System Clock Frequency ⁽¹⁾			256/384/512/768f _S	ļ	
DIGITAL INPUT/OUTPUT LOGIC LEVEL					
Input Logic Level V _{IH}		2.0		0.0	V
VIL Output Logic Lovel (CLKO) V	I − 2mA	4.5		0.8	V
	$I_{OH} = 4mA$	4.0		0.5	v
					-
Output Rise Time	20 ~ 80% Vpp 10pF		5.5		ns
Output Fall Time	80 ~ 20% V _{DD} , 10pF		4		ns
Output Duty Cycle	10pF Load		37		%
DYNAMIC PERFORMANCE ⁽³⁾ (24-Bit Data)					
THD+N $V_0 = 0 dB$	f _S = 44.1kHz		-97	-90	dB
	f _s = 96kHz		-94		dB
$V_0 = -60 dB$	$f_S = 44.1 \text{kHz}$		-42		dB
Dynamic Range	f _S =44.1kHz EIAJ A-weighted	98	106		dB
	$f_{S} = 96 kHz A$ -weighted		103		dB
Signal-to-Noise Ratio	f _S =44.1kHz EIAJ A-weighted	98	106		dB
	$f_{S} = 96 \text{kHz} \text{ A-weighted}$		103		dB
Channel Separation	$f_{S} = 44.1 \text{KHz}$	96	102		dB
(0)	T _S = 96KHZ		101		aв
	£ 444111		04		JD
$V_0 = 0 dB$	$I_S = 44.1 \text{KHz}$ f = 96kHz		-94 _92		dB dB
Dynamic Range	$f_{c} = 44$ 1kHz FIAJ A-weighted		-92		dB
2 ynamio Rango	$f_s = 96$ kHz A-weighted		97		dB
DC ACCURACY					
Gain Error			±1.0	±3.0	% of FSR
Gain Mismatch: Channel-to-Channel			±1.0	±3.0	% of FSR
Bipolar Zero Error	$V_0 = 0.5 V_{CC}$ at Bipolar Zero		±30	±60	mV
ANALOG OUTPUT					
Output Voltage	Full Scale (0dB)		0.62 V _{CC}		Vp-p
Center Voltage		_	0.5 V _{CC}		V
Load Impedance	AC Load	5			KΩ
Passband	+0 002dB			0.454f-	
1 835810	-3dB			0.490f	
Stopband		0.546fs			
Passband Ripple		U		±0.002	dB
Stopband Attenuation	Stop Band = 0.546f _S	-75			dB
	Stop Band = 0.567f _S	-82			dB
Delay Time			30/f _S	+0.1	Sec
				±0.1	uБ
INTERNAL ANALOG FILTER			100		
-Sub Balluwiulii Passhand Response	f – 20kHz		-0.16		dB
			0.10		<u> </u>
Voltage Range	Vpp Vcc	45	5	5.5	VDC
Supply Current: I _{CC} +I _{DD}	$f_{s} = 44.1 \text{kHz}$	7.5	32	45	mA
	$f_s = 96$ kHz		45		mA
Power Dissipation	$f_{s} = 44.1 \text{kHz}$		160	225	mW
	f _S = 96kHz		225		mW
TEMPERATURE RANGE					
Operation		-25		+85	°C
Storage		-55		+100	Ο°

NOTES: (1) Refer section of system clock. (2) External buffer is recommended. (3) Dynamic performance specs are tested with 20kHz low pass filter and THD+N specs are tested with 30kHz LPF, 400Hz HPF, Average Mode.

PIN CONFIGURATION



PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
PCM1728E	28-Pin SSOP	324

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	
+V _{CC} to +V _{DD} Difference	<u>±</u> 0.1V
Input Logic Voltage	–0.3V to (V _{DD} + 0.3V)
Input Current (except power supply)	±10mA
Power Dissipation	400mW
Operating Temperature Range	–25°C to +85°C
Storage Temperature	–55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C

PIN ASSIGNMENTS

PIN	NAME	I/O	DESCRIPTION
1	LRCIN	IN	Left and Right Clock Input. This clock is equal to the sampling rate - $f_{\rm S}{}^{(1)}$
2	DIN	IN	Serial Audio Data Input ⁽¹⁾
3	BCKIN	IN	Bit Clock Input for Serial Audio Data. ⁽¹⁾
4	CLKO	OUT	Buffered Output of Oscillator. Equivalent to System Clock.
5	XTI	IN	Oscillator Input (External Clock Input)
6	хто	OUT	Oscillator Output
7	DGND	—	Digital Ground
8	V _{DD}	—	Digital Power +5V
9	V _{CC} 2R	—	Analog Power +5V
10	AGND2R	—	Analog Ground
11	EXTR	OUT	Rch, Common Pin of Analog Output Amp
12	NC	—	No Connection
13	V _{OUT} R	OUT	Rch, Analog Voltage Output of Audio Signal
14	AGND1	—	Analog Ground
15	V _{CC} 1	—	Analog Power +5V
16	V _{OUT} L	OUT	Lch, Analog Voltage Output of Audio Signal
17	NC	—	No Connection
18	EXTL	OUT	Lch, Common Pin of Analog Output Amp
19	AGND2L	—	Analog Ground
20	V _{CC} 2L	—	Analog Power +5V
21	ZERO	OUT	Zero Data Flag
22	RST	IN	Reset. When this pin is LOW, the DF and modulators are held in reset. ⁽²⁾
23	IWO	IN	Input Format Selection ⁽³⁾
24	IW1	IN	Input Format Selection ⁽³⁾
25	MUTE	IN	Mute Control
26	DM0	IN	De-emphasis Selection 1 ⁽²⁾
27	DM1	IN	De-emphasis Selection 2 ⁽²⁾
28	I ² S	IN	Input Format Selection ⁽²⁾

NOTES: (1) Pins 1, 2, 3; Schmitt Trigger input. (2) Pins 22, 25, 26, 27, 28; Schmitt Trigger input with pull-up resister. (3) Pins 23, 24; Schmitt Trigger input with pull-down resister.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

TYPICAL PERFORMANCE CURVES

All specifications at +25°C, +V_{CC} = +V_{DD} = +5V, f_S = 44.1kHz, and 24-bit input data, SYSCLK = 384 f_S , unless otherwise noted.













TYPICAL PERFORMANCE CURVES (CONT)











SYSTEM CLOCK

The system clock for PCM1728 must be either $256f_S$, $384f_S$, $512f_S$ or $768f_S$, where f_S is the audio sampling frequency (typically 32kHz, 44.1kHz, 48kHz, or 96kHz). But $768f_S$ at 96kHz is not accepted.

The system clock can be either a crystal oscillator placed between XTI (pin 5) and XTO (pin 6), or an external clock input to XTI. If an external system clock is used, XTO is open (floating). Figure 1 illustrates the typical system clock connections.

PCM1728 has a system clock detection circuit which automatically senses if the system clock is operating at $256f_S \sim 768f_S$. The system clock should be synchronized with LRCIN (pin 1) clock. LRCIN (left-right clock) operates at the sampling frequency f_S . In the event these clocks are not synchronized, PCM1728 can compensate for the phase difference internally. If the phase difference between left-right and system clocks is greater than 6-bit clocks (BCKIN), the synchronization is performed internally. While the synchronization is processing, the analog output is forced to a DC level at bipolar zero. The synchronization typically occurs in less than 1 cycle of LRCIN.



FIGURE 1. System Clock Connection.

Typical input system clock frequencies to the PCM1728 are shown in Table I, also, external input clock timing requirements are shown in Figure 2.



FIGURE 2. XTI Clock Timing.

DATA INTERFACE FORMATS

Digital audio data is interfaced to PCM1728 on pins 1, 2, and 3, LRCIN (left-right clock), DIN (data input) and BCKIN (bit clock). PCM1728 can accept both standard, I²S, and left justified data formats.

Figure 3 illustrates acceptable input data formats. Figure 4 shows required timing specification for digital audio data.

Reset

PCM1728 has both internal power-on reset circuit and the RST pin (pin 22), which accepts an external forced reset by RST = LOW. For internal power on reset, initialization is done automatically at power on $V_{DD} > 2.2V$ (typ). During internal reset = LOW, the output of the DAC is invalid and the analog outputs are forced to $V_{CC}/2$. Figure 5 illustrates the timing of the internal power on reset.

PCM1728 accepts an external forced reset when $\overline{\text{RST}} = \text{LOW}$. When $\overline{\text{RST}} = \text{LOW}$, the output of the DAC is invalid and the analog outputs are forced to $V_{CC}/2$ after internal initialization (1024 system clocks count after $\overline{\text{RST}} = \text{HIGH.}$) Figure 6 illustrates the timing of the $\overline{\text{RST}}$ pin.

Zero Out (pin 21)

If the input data is continuously zero for 65536 cycles of BCK, an internal FET is switched to "ON". The drain of the internal FET is the zero-pin, it will enable "wired-or" with external circuit.

	SYSTEM CLOCK FREQUENCY - MHz			
SAMPLING RATE FREQUENCY (fs) - LRCIN	256f _S	384f _S	512f _S	768f _S
32kHz	8.1920	12.2880	16.3840	24.5760
44.1kHz	11.2896	16.9340	22.5792	33.8688 ⁽¹⁾
48kHz	12.2880	18.4320	24.5760	36.8640 ⁽¹⁾
96kHz	24.5760	36.8640 ⁽¹⁾	49.1520 ⁽¹⁾	_

NOTE: (1) The internal crystal oscillator frequency cannot be larger than 24.576MHz.

TABLE I. Typical System Clock Frequency.



FIGURE 3. Audio Data Input Formats.



FIGURE 4. Audio Data Input Timing Specification.



FIGURE 5. Internal Power-On Reset Timing.



FIGURE 6. External Forced Reset Timing.

FUNCTIONAL DESCRIPTION

PCM1728 has several built-in functions including digital input data format selection, soft mute, and digital de-emphasis. These functions are hardware controlled where static control signals are used on pin 28 (I²S), pin 27 (DM1), pin 26 (DM0), pin 25 (MUTE), pin 24 (IW1), and pin23 (IW0).

DATA FORMAL SELECTION

PCM audio data format can be selected by pin 28 (I²S), pin 24 (IW1), and pin 23 (IW0), as shown in Table II.

IW1	IW0	I ² S	AUDIO INTERFACE
0	0	0	16-Bit Standard, Right-Justified
0	1	0	20-Bit Standard, Right-Justified
1	0	0	24-Bit Standard, Right-Justified
1	1	0	24-Bit Left-Justified, MSB-First
0	0	1	16-Bit I ² S
0	1	1	24-Bit I ² S
1	0	1	Reserved
1	1	1	Reserved

SOFT MUTE

Soft Mute function can be controlled by MUTE (pin 25).

MUTE (Pin 25)	SOFT MUTE
L	Mute ON
н	Mute OFF (Normal Operation)

TABLE III. Soft Mute Control.

DE-EMPHASIS CONTROL

De-emphasis control can be selected by DM1 (pin 27) and DM0 (pin 26).

DM1 (Pin 27)	DM0 (Pin 26)	DE-EMPHASIS
L	L	OFF
L	Н	48kHz
н	L	44.1kHz
Н	Н	32kHz

TABLE IV. De-emphasis Control.

TABLE II. Data Format Control.

THEORY OF OPERATION

The delta-sigma section of PCM1728 is based on an 8-level amplitude quantizer and a 4th-order noise shaper. This section converts the oversampled input data to 8-level deltasigma format.

This newly developed, "Enhanced Multi-level Delta-Sigma" architecture achieves high-grade audio dynamic performance and sound quality.

A block diagram of the 8-level delta-sigma modulator is shown in Figure 7. This 8-level delta-sigma modulator has

the advantage of stability and clock jitter sensitivity over the typical one-bit (2-level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8-times interpolation filter is $64f_S$ for all system clock ratios ($256/384/512/768f_S$).

The theoretical quantization noise performance of the 8-level delta-sigma modulator is shown in Figure 8. This enhanced multi-level delta-sigma architecture also has advantages for input clock jitter sensitivity due to the multilevel quantizer, simulated jitter sensitivity is shown in Figure 9.



FIGURE 7. 8-Level Delta-Sigma Modulator.



FIGURE 8. Quantization Noise Spectrum.



FIGURE 9. Jitter Sensitivity.

APPLICATION CONSIDERATIONS

DELAY TIME

There is a finite delay time in delta-sigma converters. In A/D converters, this is commonly referred to as latency. For a delta-sigma D/A converter, delay time is determined by the order number of the FIR filter stage, and the chosen sampling rate. The following equation expresses the delay time of PCM1728:

$$T_{\rm D} = 30 \text{ x } 1/f_{\rm S}$$

For
$$f_s = 44.1$$
kHz, $T_D = 30/44.1$ kHz = 680 μ s

Applications using data from a disc or tape source, such as CD audio, DVD audio, Video CD, DAT, Minidisc, etc., generally are not affected by delay time. For some professional applications such as broadcast audio for studios, it is important for total delay time to be less than 2ms.

OUTPUT FILTERING

For testing purposes all dynamic tests are done on the PCM1728 using a 20kHz low pass filter. This filter limits the measured bandwidth for THD+N, etc. to 20kHz. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the specifications. The low pass filter removes out of band noise. Although it is not audible, it may affect dynamic specification numbers.

The performance of the internal low pass filter from DC to 40kHz is shown in Figure 10. The higher frequency roll-off of the filter is shown in Figure 11. If the user's application has the PCM1728 driving a wideband amplifier, it is recommended to use an external low pass filter.

BYPASSING POWER SUPPLIES

The power supplies should be bypassed as close as possible to the unit. Refer to Figure 12 for optimal values of bypass capacitors.



FIGURE 10. Low Pass Filter Response.



FIGURE 11. Low Pass Filter Response.

POWER SUPPLY CONNECTIONS

PCM1728 has four power supply pin for digital (V_{DD}), and analog (V_{CC}). Each connection also has a separate ground. If the power supplies turn on at different times, there is a possibility of a latch-up condition. To avoid this condition, it is recommended to have a common connection between the digital and analog power supplies. If separate supplies are used without a common connection, the delta between the two supplies during ramp-up time must be less than 0.1V.



FIGURE 12. Typical Circuit Connection Diagram.