



**PCM1798** 

SLES102 - DECEMBER 2003

# 24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER

#### **FEATURES**

- 24-Bit Resolution
- Analog Performance:
  - Dynamic Range: 123 dB
  - THD+N: 0.0005%
- Differential Current Output: 4 mA p-p
- 8x Oversampling Digital Filter:
  - Stop-Band Attenuation: -98 dB
  - Pass-Band Ripple: ±0.0002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f<sub>S</sub> With Autodetect
- Accepts 16- and 24-Bit Audio Data
- PCM Data Formats: Standard, I<sup>2</sup>S, and Left-Justified
- Interface Available for Optional External Digital Filter or DSP
- Digital De-Emphasis
- Digital Filter Rolloff: Sharp or Slow
- Soft Mute
- Zero Flag
- Dual-Supply Operation: 5-V Analog, 3.3-V Digital

- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package, Lead-Free Product
- Pin Assignment Compatible With PCM1794

#### **APPLICATIONS**

- A/V Receivers
- DVD Players
- Musical Instruments
- HDTV Receivers
- Car Audio Systems
- Digital Multitrack Recorders
- Other Applications Requiring 24-Bit Audio

#### **DESCRIPTION**

The PCM1798 is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters and support circuitry in a small 28-lead SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1798 provides balanced current outputs, allowing the user to optimize analog performance externally. Sampling rates up to 200 kHz are supported.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLES102 - DECEMBER 2003

# ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DOM44700DD	00 1 1 00 0 0	0000	0500 1- 0500	DOM4700	PCM1798DB	Tube
PCM1798DB	28-lead SSOP	28DB	–25°C to 85°C	PCM1798	PCM1798DBR	Tape and reel

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		PCM1798
Cumply voltage	V <sub>CC</sub> 1, V <sub>CC</sub> 2L, V <sub>CC</sub> 2R	−0.3 V to 6.5 V
Supply voltage	$V_{DD}$	−0.3 V to 4 V
Supply voltage differe	nces: V <sub>CC</sub> 1, V <sub>CC</sub> 2L, V <sub>CC</sub> 2R	±0.1 V
Ground voltage differe	ences: AGND1, AGND2, AGND3L, AGND3R, DGND	±0.1 V
Digital input valtage	LRCK, DATA, BCK, SCK, FMT1, FMT0, MONO, CHSL, DEM, MUTE, RST,	−0.3 V to 6.5 V
Digital input voltage	ZERO	-0.3 V to (V <sub>DD</sub> + 0.3 V) < 4 V
Analog input voltage		-0.3 V to (V <sub>CC</sub> + 0.3 V) < 6.5 V
Input current (any pins	s except supplies)	±10 mA
Ambient temperature	under bias	-40°C to 125°C
Storage temperature		−55°C to 150°C
Junction temperature		150°C
Lead temperature (sol	260°C, 5 s	
Package temperature	260°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

all specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data, unless otherwise noted

			PC	PCM1798DB			
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT		
RES	OLUTION			24	Bits		
DAT	A FORMAT	·			-		
	Audio data interface format		Standard	, I <sup>2</sup> S, left-justified			
	Audio data bit length		16-, 24	1-bit selectable			
	Audio data format		MSB first	t, 2s complement			
fS	Sampling frequency		10	200	kHz		
	System clock frequency		128, 192, 25	56, 384, 512, 768 f <sub>S</sub>			
DIGI	TAL INPUT/OUTPUT	•			•		
	Logic family		TTL	. compatible			
۷ін	lanut la sia laural		2		VDC		
$V_{IL}$	Input logic level			0.8	VDC		
lіН	Input logic current	$V_{IN} = V_{DD}$		10			
I <sub>IL</sub>	Input logic current	V <sub>IN</sub> = 0 V		-10	μΑ		
VOH	Output la ria laval	$I_{OH} = -2 \text{ mA}$	2.4		\/DC		
VOL	Output logic level	$I_{OL} = 2 \text{ mA}$		0.4	VDC		



# **ELECTRICAL CHARACTERISTICS (Continued)**

all specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data, unless otherwise noted

		PCM1798DB			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OYNAMIC PERFORMANCE (1)(2)					
	f <sub>S</sub> = 44.1 kHz		0.0005%	0.001%	
THD+N at VOUT = 0 dB	f <sub>S</sub> = 96 kHz		0.001%		
	f <sub>S</sub> = 192 kHz		0.0015%		
	EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	120	123		
Dynamic range	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		123		dB
	EIAJ, A-weighted, fg = 192 kHz		123		
	EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	120	123		
Signal-to-noise ratio	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		123		dB
	EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		123		
	f <sub>S</sub> = 44.1 kHz	116	119		
Channel separation	f <sub>S</sub> = 96 kHz		118		dB
	f <sub>S</sub> = 192 kHz		117		
Level linearity error	V <sub>OUT</sub> = −120 dB		±1		dB
YNAMIC PERFORMANCE (MONO MODE	E) (1)(2)(3)	•		•	
	f <sub>S</sub> = 44.1 kHz		0.0005%		
THD+N at VOUT = 0 dB	$f_S = 96 \text{ kHz}$		0.001%		
	f <sub>S</sub> = 192 kHz		0.0015%		
	EIAJ, A-weighted, fg = 44.1 kHz		126		
Dynamic range	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		126		dB
	EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		126		
	EIAJ, A-weighted, fg = 44.1 kHz		126		
Signal-to-noise ratio	EIAJ, A-weighted, fg = 96 kHz		126		dB
	EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		126		

<sup>(1)</sup> Filter condition:

THD+N: 20-Hz HPF, 20-kHz AES17 LPF

Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted

Channel separation: 20-Hz HPF, 20-kHz AES17 LPF

Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode.

- (2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 24.
- (3) Dynamic performance and dc accuracy are specified at the output of the measurement circuit as shown in Figure 25.

SLES102 - DECEMBER 2003


**ELECTRICAL CHARACTERISTICS (Continued)** all specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data, unless otherwise noted

	DADAMETER	TEST CONDITIONS	P	PCM1798DB		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G OUTPUT		•			
	Gain error		-7	±2	7	% of FSF
	Gain mismatch, channel-to-channel		-3	±0.5	3	% of FSF
	Bipolar zero error	At BPZ	-2	±0.5	2	% of FSF
	Output current	Full scale (0 dB)		4		mA p-p
	Center current	At BPZ		-3.5		mA
DIGITA	L FILTER PERFORMANCE	•	•			•
	De-emphasis error				±0.1	dB
FILTER	CHARACTERISTICS-1: SHARP ROLLO	)FF	<u>'</u>			
	5	±0.0002 dB			0.454 fg	
	Pass band	–3 dB			0.49 fs	1
	Stop band		0.546 fs			
	Pass-band ripple				±0.0002	dB
	Stop-band attenuation	Stop band = 0.546 fs	-98			dB
	Delay time			38/f <sub>S</sub>		S
FILTER	CHARACTERISTICS-2: SLOW ROLLO	FF .	· · · · · · · · · · · · · · · · · · ·			
		±0.001 dB			0.21 fg	
	Pass band	-3 dB			0.448 f <sub>S</sub>	1
	Stop band		0.79 fg			
	Pass-band ripple				±0.001	dB
	Stop-band attenuation	Stop band = 0.732 fs	-80			dB
	Delay time			38/fs		s
POWER	R SUPPLY REQUIREMENTS	•	•			•
$V_{DD}$			3	3.3	3.6	VDC
V <sub>CC</sub> 1	Valtage range					
V <sub>CC</sub> 2L	- Voltage range		4.75	5	5.25	VDC
V <sub>CC</sub> 2R						
		f <sub>S</sub> = 44.1 kHz		7	9	
$I_{DD}$		$f_S = 96 \text{ kHz}$		13		mA
	Supply current (1)	f <sub>S</sub> = 192 kHz		25		
	Supply current ( )	f <sub>S</sub> = 44.1 kHz		18	23	
ICC		$f_S = 96 \text{ kHz}$		19		mA
		f <sub>S</sub> = 192 kHz		20		
		f <sub>S</sub> = 44.1 kHz		115	150	
	Power dissipation (1)	$f_S = 96 \text{ kHz}$		140		mW
		f <sub>S</sub> = 192 kHz		180		
TEMPE	RATURE RANGE					_
	Operation temperature		-25		85	°C
$\theta$ JA	Thermal resistance	28-pin SSOP		100		°C/W

<sup>(1)</sup> Input is BPZ data.



# **PIN ASSIGNMENTS**






# **Terminal Functions**

TERMINAL			
NAME	PIN	I/O	DESCRIPTIONS
AGND1	19	_	Analog ground (internal bias)
AGND2	24	_	Analog ground (internal bias)
AGND3L	27	_	Analog ground (L-channel DACFF)
AGND3R	16	-	Analog ground (R-channel DACFF)
BCK	6	1	Bit clock input (1)
CHSL	2	I	L-, R-channel select (1)
DATA	5	I	Serial audio data input (1)
DEM	3	- 1	De-emphasis enable (1)
DGND	8	-	Digital ground
FMT0	11	I	Audio data format select (1)
FMT1	12	1	Audio data format select (1)
louTL+	25	0	L-channel analog current output +
IOUTL-	26	0	L-channel analog current output –
IOUTR+	17	0	R-channel analog current output +
IOUTR-	18	0	R-channel analog current output –
IREF	20	_	Output current reference bias pin
LRCK	4	I	Left and right clock (fg) input (1)
MONO	1	1	Monaural mode enable (1)
MUTE	10	1	Mute control (1)
RST	14	I	Reset(1)
SCK	7	I	System clock input <sup>(1)</sup>
V <sub>CC</sub> 1	23	_	Analog power supply, 5 V
V <sub>CC</sub> 2L	28	_	Analog power supply (L-channel DACFF), 5 V
V <sub>CC</sub> 2R	15	_	Analog power supply (R-cahnnel DACFF), 5 V
VCOML	22	_	L-channel internal bias decoupling pin
VCOMR	21	_	R-channel internal bias decoupling pin
$V_{DD}$	9	_	Digital power supply, 3.3 V
ZERO	13	0	Zero flag

<sup>(1)</sup> Schmitt-trigger input, 5-V tolerant



# **FUNCTIONAL BLOCK DIAGRAM**





# **TYPICAL PERFORMANCE CURVES**

# **DIGITAL FILTER**

# **Digital Filter Response**




Figure 1. Frequency Response, Sharp Rolloff




Figure 3. Frequency Response, Slow Rolloff




Figure 2. Pass-Band Ripple, Sharp Rolloff






Figure 4. Transition Characteristics, Slow Rolloff



# **De-Emphasis Filter**











# **ANALOG DYNAMIC PERFORMANCE**

# **Supply Voltage Characteristics**












NOTE: PCM mode,  $T_A$  = 25°C,  $V_{DD}$  = 3.3 V, measurement circuit is Figure 24.




# **Temperature Characteristics**











NOTE: PCM mode,  $V_{DD}$  = 3.3 V,  $V_{CC}$  = 5 V, measurement circuit is Figure 24.





NOTE:  $f_S = 48$  kHz, 32768 point 8 average,  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V, NOTE:  $f_S = 96$  kHz, 32768 point 8 average,  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, measurement circuit is Figure 24.

Figure 15. -60-db Output Spectrum, BW = 20 kHz Figure 16. -60-db Output Spectrum, BW = 100 kHz



NOTE: fg = 48 kHz,  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, measurement circuit is Figure 24.

Figure 17. THD+N vs Input Level, PCM Mode



# SYSTEM CLOCK AND RESET FUNCTIONS

# **System Clock Input**


The PCM1798 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 7). The PCM1798 has a system clock detection circuit that automatically senses the frequency at which the system clock is operating. Table 1 shows examples of system clock frequencies for common audio sampling rates.

Figure 18 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators is an excellent choice for providing the PCM1798 system clock.

Table 1. System Clock Rates for Common Audio Sampling Frequencies

CAMPLING EDECUENCY	SYSTEM CLOCK FREQUENCY (fSCK) (MHz)						
SAMPLING FREQUENCY	128 f <sub>S</sub>	192 f <sub>S</sub>	256 f <sub>S</sub>	384 f <sub>S</sub>	512 f <sub>S</sub>	768 f <sub>S</sub>	
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576	
44.1 kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688	
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864	
96 kHz	12.288	18.432	24.576	36.864	49.152	73.728	
192 kHz	24.576	36.864	49.152	73.728	_(1)	_(1)	

<sup>(1)</sup> This system clock rate is not supported for the given sampling frequency.



	PARAMETERS	MIN	MAX	UNITS
t(SCY)	System clock pulse cycle time	13		ns
t(SCKH)	System clock pulse duration, HIGH	0.4(SCY)		ns
t(SCKL)	System clock pulse duration, LOW	0.4(SCY)		ns

Figure 18. System Clock Input Timing



### **Power-On and External Reset Functions**

The PCM1798 includes a power-on reset function. Figure 19 shows the operation of this function. With  $V_{DD} > 2 \text{ V}$ , the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  $V_{DD} > 2 \text{ V}$ .

The PCM1798 also includes an external reset capability using the RST input (pin 14). This allows an external controller or master reset circuit to force the PCM1798 to initialize to its default reset state.

Figure 20 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock periods. The external reset is especially useful in applications where there is a delay between the PCM1798 power up and system clock activation.




Figure 19. Power-On Reset Timing




Figure 20. External Reset Timing



#### **AUDIO DATA INTERFACE**

#### **Audio Serial Interface**


The audio interface port is a 3-wire serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio interface. Serial data is clocked into the PCM1798 on the rising edge of BCK. LRCK is the serial audio left/right word clock.

The PCM1798 requires the synchronization of LRCK and the system clock, but does not need a specific phase relation between LRCK and the system clock.

If the relationship between LRCK and the system clock changes more than  $\pm 6$  BCK, internal operation is initialized within  $1/f_S$  and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system clock is completed.

# **PCM Audio Data Formats and Timing**

The PCM1798 supports industry-standard audio data formats, including standard right-justified, I<sup>2</sup>S, and left-justified. The data formats are shown in Figure 22. Data formats are selected using FMT0 (pin 11) and FMT1 (pin 12) as shown in Table 2. All formats require binary twos-complement, MSB-first audio data. Figure 21 shows a detailed timing diagram for the serial audio interface.




	PARAMETERS	MIN	MAX	UNITS
t(BCY)	BCK pulse cycle time	70		ns
t(BCL)	BCK pulse duration, LOW	30		ns
t(BCH)	BCK pulse duration, HIGH	30		ns
t(BL)	BCK rising edge to LRCK edge	10		ns
t(LB)	LRCK edge to BCK rising edge	10		ns
t(DS)	DATA setup time	10		ns
t(DH)	DATA hold time	10		ns
_	LRCK clock data	50% ± 2 bit clocks		clocks


Figure 21. Timing of Audio Interface



# (1) Standard Data Format (Right-Justified); L-Channel = HIGH, R-Channel = LOW



# (2) Left-Justified Data Format; L-Channel = HIGH, R-Channel = LOW



# (3) I<sup>2</sup>S Data Format; L-Channel = LOW, R-Channel = HIGH




Figure 22. Audio Data Input Formats



#### **FUNCTION DESCRIPTIONS**

#### Audio data format

Audio format is selected using FMT0 (pin 11) and FMT1 (pin 12). The PCM1798 also supports monaural mode and DF bypass mode using MONO (pin 1) and CHSL (pin 2). The PCM1798 can select the DF rolloff characteristics.

**Table 2. Audio Data Format Select** 

MONO	CHSL	FMT1	FMT0	FORMAT	STEREO/MONO	DF ROLLOFF
0	0	0	0	I <sup>2</sup> S	Stereo	Sharp
0	0	0	1	Left-justified format	Stereo	Sharp
0	0	1	0	Standard, 16-bit	Stereo	Sharp
0	0	1	1	Standard, 24-bit	Stereo	Sharp
0	1	0	0	I <sup>2</sup> S	Stereo	Slow
0	1	0	1	Left-justified format	Stereo	Slow
0	1	1	0	Standard, 16-bit	Stereo	Slow
0	1	1	1	Digital filter bypass	Mono	-
1	0	0	0	I <sup>2</sup> S	Mono, L-channel	Sharp
1	0	0	1	Left-justified format	Mono, L-channel	Sharp
1	0	1	0	Standard, 16-bit	Mono, L-channel	Sharp
1	0	1	1	Standard, 24-bit	Mono, L-channel	Sharp
1	1	0	0	I <sup>2</sup> S	Mono, R-channel	Sharp
1	1	0	1	Left-justified format	Mono, R-channel	Sharp
1	1	1	0	Standard, 16-bit	Mono, R-channel	Sharp
1	1	1	1	Standard, 24-bit	Mono, R-channel	Sharp

### **Soft Mute**

The PCM1798 supports mute operation. When MUTE (pin 10) is set to HIGH, both analog outputs are transitioned to the bipolar zero level in -0.5-dB steps with a transition speed of  $1/f_S$  per step. This system provides pop-free muting of the DAC output.

#### **De-Emphasis**

The PCM1798 has a de-emphasis filter for the sampling frequency of 44.1 kHz. The de-emphasis filter is controlled using DEM (pin 3).

#### **Zero Detection**

When the PCM1798 detects that the audio input data in the L-channel and the R-channel is continuously zero for 1024 f<sub>S</sub>, the PCM1798 sets ZERO (pin 13)to HIGH.



#### **APPLICATION INFORMATION**

#### TYPICAL CONNECTION DIAGRAM 5 V Rf **0.1** μ**F** MONO V<sub>C</sub>C<sup>2</sup>L 28 10 μF CHSL AGND3L 2 27 Differential **DEM** 3 IOUTL-26 Cf Single VOUT **LRCK** Converter 4 IOUTL+ 25 L-Channel Rf With **PCM** 5 V **DATA** AGND2 24 Low-Pass Audio Filter Data **BCK** V<sub>C</sub>C1 23 10 μF SCK 7 **VCOML** 22 PCM1798 **DGND VCOMR** 21 8 **0.1** μ**F** 47 μF Rf 9 $V_{DD}$ 20 **IREF** 10 $k\Omega$ **MUTE** AGND1 10 19 $\Pi$ Differential to **FMT0** 11 IOUTR-18 Cf Single VOUT Converter Controller FMT1 12 IOUTR+ 17 **R-Channel** Rf With **0.1** μ**F** 5 V **ZERO AGND3R** 13 16 Low-Pass Filter RST 14 V<sub>CC</sub>2R 15 10 μF 3.3 V

Figure 23. Typical Application Circuit

#### APPLICATION CIRCUIT

10 μF

The design of the application circuit is very important in order to actually realize the high S/N ratio of which the PCM1798 is capable. This is because noise and distortion that are generated in an application circuit are not negligible.

In the third-order LPF circuit of Figure 24, the output level is 2.1 V RMS, and 123 dB S/N is achieved.

#### I/V Section

The current of the PCM1798 on each of the output pins (I<sub>OUT</sub>L+, I<sub>OUT</sub>L-, I<sub>OUT</sub>R+, I<sub>OUT</sub>R-) is 4 mA p-p at 0 dB (full scale). The voltage output level of the I/V converter (Vi) is given by following equation:

 $Vi = 4 \text{ mA p-p} \times R_f (R_f : feedback resistance of I/V converter)$ 

An NE5534 op amp is recommended for the I/V circuit to obtain the specified performance. Dynamic performance such as the gain bandwidth, settling time, and slew rate of the op amp affects the audio dynamic performance of the I/V section.

#### **Differential Section**

The PCM1798 voltage outputs are followed by differential amplifier stages, which sum the differential signals for each channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter function.

The op amp recommended for the differential circuit is the low-noise type.






Figure 24. Measurement Circuit






Figure 25. Measurement Circuit for Monaural Mode



#### APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE




Figure 26. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application

# Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use a programmable digital signal processor as an external digital filter to perform the interpolation function. The following pin settings enable the external digital filter application mode.

- MONO (pin 1) = LOW
- CHSL (Pin 2) = HIGH
- FMT0 (Pin 11) = HIGH
- FMT1 (pin 12) = HIGH

The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of Figure 26. The word clock (WDCK) must be operated at 8× or 4× the desired sampling frequency, f<sub>S</sub>.

#### Pin Assignment When Using the External Digital Filter Interface

- LRCK (pin 4): WDCK as word clock input
- DATA (pin 5): Monaural audio data input
- BCK (pin 6): Bit clock input



#### **Audio Format**

The PCM1798 in the external digital filter interface mode supports the 24-bit right-justified audio format as shown in Figure 27.





Figure 27. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application

# System Clock (SCK) and Interface Timing

The PCM1798 in an application using an external digital filter requires the synchronization of WDCK and the system clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, and DATA is shown in Figure 28.



	PARAMETER	MIN	MAX	UNITS
t(BCY)	BCK pulse cycle time	20		ns
t(BCL)	BCK pulse duration, LOW	7		ns
t(BCH)	BCK pulse duration, HIGH	7		ns
t(BL)	BCK rising edge to WDCK falling edge	5		ns
t(LB)	WDCK falling edge to BCK rising edge	5		ns
t(DS)	DATA setup time	5		ns
t(DH)	DATA hold time	5		ns

Figure 28. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application



# **ANALOG OUTPUT**

Table 3 and Figure 29 show the relationship between the digital input code and analog output.

Table 3. Analog Output Current and Voltage

	800000 (-FS)	000000 (BPZ)	7FFFFF (+FS)
I <sub>OUT</sub> N [mA]	-1.5	-3.5	-5.5
IOUTP [mA]	-5.5	-3.5	-1.5
V <sub>OUT</sub> N [V]	-1.23	-2.87	-4.51
V <sub>OUT</sub> P [V]	-4.51	-2.87	-1.23
V <sub>OUT</sub> [V]	-2.98	0	2.98

NOTE: V<sub>OUT</sub>N is the output of U1, V<sub>OUT</sub>P is the output of U2, and V<sub>OUT</sub> is the output of U3 in the measurement circuit of Figure 24.





Figure 29. The Relationship Between Digital Input and Analog Output

# DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265