# LM2653 **1.5A High Efficiency Synchronous Switching Regulator General Description**

The LM2653 switching regulator provides high efficient power conversion over a 100:1 load range (1.5A to 15 mA). This feature makes the LM2653 an ideal fit in battery-powered applications.

National Semiconductor

Synchronous rectification is used to achieve up to 97% efficiency. At light loads, the LM2653 enters a low power hysteretic or "sleep" mode to keep the efficiency high. In many applications, the efficiency still exceeds 80% at 15 mA load. A shutdown pin is available to disable the LM2653 and reduce the supply current to 7µA.

All the power, control, and drive functions are integrated within the ICs. The ICs contain patented current sensing circuity for current mode control. This feature eliminates the external current sensing resistor required by other current-mode DC-DC converters.

The ICs have a 300 kHz fixed frequency internal oscillator. The high oscillator frequency allows the use of extremely small, low profile components.

Protection features include thermal shutdown, input undervoltage lockout, adjustable soft-start, cycle by cycle current limit, output overvoltage and undervoltage protections.

Features


■ Efficiency up to 97%

■ 4V to 14V input voltage range

- 1.5V to 5.0V adjustable output voltage
- 0.1Ω Switch On Resistance
- 300 kHz fixed frequency internal oscillator
- 7 µA shutdown current
- Patented current sensing for current mode control
- Input undervoltage lockout
- Output overvoltage shutdown protection
- Output undervoltage shutdown protection
- Adjustable soft-start
- Adjustable PGOOD delay
- Current limit and thermal shutdown

### Applications

- Webpad
- Personal digital assistants (PDAs)
- Computer peripherals
- Battery-powered devices
- Notebook computer video supply
- Handheld scanners
- GXM I/O and core voltage
- High efficiency 5V conversion



# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Input Voltage	15V
PGOOD Pin Voltage	15V
Feedback Pin Voltage	$-0.4V \le V_{FB} \le 5V$
Power Dissipation ( $T_A = 25^{\circ}C$ ),	
(Note 2)	893 mW
Junction Temperature	
Range	$-40^{\circ}C \le T_{J} \le +125^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Lead Temperature	
M Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
Maximum Junction Temperature	150°C
ESD Susceptibility	
Human Body Model (Note 3)	1 kV

# **Operating Ratings** (Note 1)

Supply Voltage

 $4V \leq V_{IN} \leq 14V$ 

# **Electrical Characteristics**

Specifications with standard typeface are for  $T_J = 25^{\circ}C$ , and those in **boldface type** apply over full **Operating Temperature Range**.  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 4)	Units
V <sub>FB</sub>	Feedback Voltage	$I_{LOAD} = 900 \text{ mA}$	1.238	1.200	V V(min)
V <sub>out</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 12V $I_{LOAD} = 900$ mA	0.2	1.263	V(max) %
	Output Voltage Load Regulation	$I_{LOAD} = 300 \text{ mA}$ $I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V <sub>INUV</sub>	V <sub>IN</sub> Undervoltage Lockout Threshold Voltage	Rising Edge	3.8	3.95	V V(max)
V <sub>UV_HYST</sub>	Hysteresis for the Input Undervoltage Lockout		210		mV
I <sub>CL</sub>	Switch Current Limit	$V_{IN} = 5V$ $V_{OUT} = 2.5V$	2.0	1.55 2.60	A A(min) A(max)
I <sub>SM</sub>	Sleep Mode Threshold Current	$V_{IN} = 5V, V_{OUT} = 2.5V$	100		mA
V <sub>HYST</sub>	Sleep Mode Feedback Voltage Hysteresis		24		mV
l <sub>Q</sub>	Quiescent Current 1.7 2.0		2.0	mA mA(max)	
I <sub>QSD</sub>	Quiescent Current in Shutdown Mode			12/ <b>20</b>	μΑ μA(max)
R <sub>DS(ON)</sub>	High-Side or Low-Side MOSFET ON Resistance	I <sub>SWITCH</sub> = 1A	75	130	mΩ mΩ (max)
R <sub>SW(ON)</sub>	High-Side or Low-Side Switch On Resistance (MOSFET ON Resistance + Bonding Wire Resitstance)	I <sub>SWITCH</sub> = 1A	110		mΩ
IL	Switch Leakage Current—High Side		130		nA
	Switch Leakge Current—Low Side		130		nA

LM2653

# Electrical Characteristics (Continued)

Specifications with standard typeface are for  $T_J = 25^{\circ}C$ , and those in **boldface type** apply over full **Operating Temperature Range**.  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 4)	Units
V <sub>BOOT</sub>	Bootstrap Regulator Voltage	I <sub>BOOT</sub> = 1 mA	6.75	6.45/ <b>6.40</b> 6.95/ <b>7.00</b>	V V(min) V(max)
G <sub>M</sub>	Error Amplifier Transconductance		1250		µmho
A <sub>V</sub>	Error Amplifier Voltage Gain		100		
I <sub>EA_SOURCE</sub>	Error Amplifier Source Current	$V_{IN} = 3.6V, V_{FB} = 1.17V, V_{COMP} = 2V$	40	25/ <b>15</b>	μΑ μA(min)
I <sub>EA_SINK</sub>	Error Amplifier Sink Current	$V_{IN} = 3.6V, V_{FB} = 1.31V, V_{COMP} = 2V$	65	30	μΑ μA(min)
V <sub>EAH</sub>	Error Amplifier Output Swing Upper Limit	V <sub>IN</sub> = 4V, V <sub>FB</sub> = 1.17V	2.70	2.50/ <b>2.40</b>	V V(min)
V <sub>EAL</sub>	Error Amplifier Output Swing Lower Limit	V <sub>IN</sub> = 4V, V <sub>FB</sub> = 1.31V	1.25	1.35/ <b>1.50</b>	V V(max)
V <sub>D</sub>	Body Diode Voltage	I <sub>DIODE</sub> = 1.5A	1		V
F <sub>osc</sub>	Oscillator Frequency	Measured at Switch Pin $V_{IN} = 4V$	300	280/ <b>255</b> 330/ <b>345</b>	kHz kHz(min) kHz(max)
D <sub>MAX</sub>	Maximum Duty Cycle	$V_{IN} = 4V$	95	92	% %(min)
I <sub>SS</sub>	Soft-Start Current	Voltage at the SS Pin = 1.4V	11	7	μΑ μΑ(min) μΑ(max)
V <sub>outuv</sub>	V <sub>OUT</sub> Undervoltage Lockout Threshold Voltage		81	76 84	%V <sub>OUT</sub> %V <sub>OUT</sub> (min) %V <sub>OUT</sub> (max)
	Hysteresis for V <sub>OUTUV</sub>		5		%V <sub>OUT</sub>
V <sub>outov</sub>	V <sub>OUT</sub> Overvoltage Lockout Threshold Voltage		108	106 114	%V <sub>OUT</sub> %V <sub>OUT</sub> (min) %V <sub>OUT</sub> (max)
	Hysteresis for V <sub>OUTOV</sub>		3		%V <sub>OUT</sub>
I <sub>LDELAY</sub> SOURCE	LDELAY Pin Source Current		5		μA
I <sub>PGOOD_SINK</sub>	PGOOD Pin Sink Current	$V_{PGOOD} = 0.4V$		15	mA(max)
PGOOD_LEAKAC	₽GOOD Pin Leakage Current	V <sub>PGOOD</sub> = 5V	50		nA
I <sub>shutdown</sub>	Shutdown Pin Current	Shutdown Pin Pulled Low	2.2	0.8/ <b>0.5</b> 3.7/ <b>4.0</b>	μΑ μΑ(min) μΑ(max)
V <sub>shutdown</sub>	Shutdown Pin Threshold Voltage	Rising Edge	0.6	0.3 0.9	V V(min) V(max)
T <sub>SD</sub>	Thermal Shutdown Temperature		165		°C
T <sub>SD_HYST</sub>	Thermal Shutdown Hysteresis Temperature		25		°C

Note 1: Absolute Maxmum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed under these conditions. For guaranteed specifications and test conditions, see the Electrical Characteristics.

### Electrical Characteristics (Continued)


**Note 2:** The maximum allowable power dissipation is calculated by using  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$ , where  $T_{JMAX}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance of the specified package. The 893 mW rating results from using 150°C, 25°C, and 140°C/W for  $T_{JMAX}$ ,  $T_A$ , and  $\theta_{JA}$  respectively. A  $\theta_{JA}$  of 140°C/W represents the worst-case condition of no heat sinking of the 16-pin TSSOP package. Heat sinking allows the safe dissipation of more power. The Absolute Maximum power dissipation must be derated by 7.14 mW per °C above 25°C ambient. The LM2653 actively limits its junction temperatures to about 165°C.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

Note 4: Typical numbers are at 25°C and represent the most likely norm.

Note 5: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

# **Typical Performance Characteristics**



10

9

8

7

6

5

4


3

2


-50

(∀η) <sup>(DSD</sup>


V<sub>IN</sub>









Current Limit vs Input Voltage (VOUT







R<sub>SW(ON)</sub> vs Input Voltage



**Current Limit vs Junction** Temperature (V<sub>OUT</sub> = 2.5V)





www.national.com




10104926

R<sub>SW(ON)</sub> vs Junction Temperature





# **Connection Diagram**




# See NS Package Number MTC16

# **Pin Description**

Pin	Name	Function
1-2	SW	Switched-node connection, which is connected with the source of the internal high-side MOSFET.
3-5	V <sub>IN</sub>	Main power supply input pin. Connected to the drain of the high-side MOSFET.
6	V <sub>CB</sub>	Bootstrap capacitor connection for high-side gate drive.
7	AVIN	Input voltage for control and driver circuits.
8	SD(SS)	Shutdown and Soft-start control pin. Pulling this pin below 0.3V shuts off the regulator. A capacitor connected from this pin to ground provides a control ramp of the input current. Do not drive this pin with an external source or erroneous operation may result.
9	FB	Output voltage feedback input. Connected to the output voltage.
10	COMP	Compensation network connection. Connected to the output of the voltage error amplifier.
11	PGOOD	A constant monitor on the output voltage. PGOOD will go low if the output voltage exceeds 110% or goes below 80% of its nominal.
12	LDELAY	A capacitor between this pin to ground sets the delay from the output voltage reaches 80% of its nominal to when the undervoltage latch protection is enabled and PGOOD pin goes low.
13	AGND	Low-noise analog ground.
14-16	PGND	Power ground.

LM2653

LM2653



## Operation

The LM2653 operates in a constant frequency (300 kHz), current-mode PWM for moderate to heavy loads; and it automatically switches to hysteretic mode for light loads. In hysteretic mode, the switching frequency is reduced to keep the efficiency high.

#### Main Operation

When the load current is higher than the sleep mode threshold, the part is always operating in PWM mode. At the beginning of each switching cycle, the high-side switch is turned on, the current from the high-side switch is sensed and compared with the output of the error amplifier (COMP pin). When the sensed current reaches the COMP pin voltage level, the high-side switch is turned off; after 40 ns (deadtime), the low-side switch is turned on. At the end of the switching cycle, the low-side switch is turned off; and the same cycle repeats.

The current of the top switch is sensed by a patented internal circuitry. This unique technique gets rid of the external sense resistor, saves cost and size, and improves noise immunity of the sensed current. A feedforward from the input voltage is added to reduce the variation of the current limit over the input voltage range.

When the load current decreases below the sleep mode theshold, the output voltage will rise slightly, this rise is sensed by the hysteretic mode comparator which makes the part go into the hysteretic mode with both the high and low side switches off. The output voltage starts to drop until it hits the low threshold of the hysteretic comparator, and the part immediately goes back to the PWM operation. The output voltage keeps increasing until it reaches the top hysteretic threshold, then both the high and low side switches turn off again, and th same cycle repeats.

#### Protections

The cycle-by-cycle current limit circuitry turns off the high-side MOSFET whenever the current in MOSFET reaches 2A. A second level current limit is accomplished by the undervoltage protection: if the load pulls the output voltage down below 80% of its nominal value, the undervoltage latch protection will wait for a period of time (set by the capacitor at the LDELAY pin, see LDELAY CAPACITOR section for more information). If the output voltage is still below 80% of its nominal after the waiting period, the latch protection will be enabled. In the latch protection mode, the low-side MOSFET is on and the high-side MOSFET is off. The latch protection will also be enabled immediately whenever the output voltage exceeds the overvoltage threshold (110% of its nominal). Both protections are disabled during start-up.(See SOFT-START CAPACITOR section and LDE-

### **Operation** (Continued)

LAY CAPACITOR section for more information.) Toggling the input supply voltage or the shutdown pin can reset the device from the latched protection mode.

### **DESIGN PROCEDURE**

This section presents guidelines for selecting external components.

#### INPUT CAPACITOR

A low ESR aluminum, tantalum, or ceramic capacitor is needed betwen the input pin and power ground. This capacitor prevents large voltage transients from appearing at the input. The capacitor is selected based on the RMS current and voltage requirements. The RMS current is given by:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

The RMS current reaches its maximum  $(I_{OUT}/2)$  when  $V_{IN}$  equals  $2V_{OUT}$ . For an aluminum or ceramic capacitor, the voltage rating should be at least 25% higher than the maximum input voltage. If a tantalum capacitor is used, the voltage rating required is about twice the maximum input voltage. The tantalum capacitor should be surge current tested by the manufacturer to prevent shorted by the inrush current. It is also recommended to put a small ceramic capacitor (0.1 µF) between the input pin and ground pin to reduce high frequency spikes.

#### INDUCTOR

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages:

$$L = \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN} \times I_{RIPPLE} \times 300 \text{ kHz}}$$

A higher value of ripple current reduces inductance, but increases the conductance loss, core loss, current stress for the inductor and switch devices. It also requires a bigger output capacitor for the same output voltage ripple requirement. A reasonable value is setting the ripple current to be 30% of the DC output current. Since the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. The DC resistance of the inductor is a key parameter for the efficiency. Lower DC resistance is available with a bigger winding area. A good tradeoff between the efficiency and the core size is letting the inductor copper loss equal 2% of the output power.

#### **OUTPUT CAPACITOR**

The selection of  $C_{OUT}$  is driven by the maximum allowable output voltage ripple. The output ripple in the constant frequency, PWM mode is approximated by:

$$V_{RIPPLE} = I_{RIPPLE} \left( ESR + \frac{1}{8F_{S}C_{OUT}} \right)$$

The ESR term usually plays the dominant role in determining the voltage ripple. A low ESR aluminum electrolytic or tanta-

### PGOOD Flag

The PGOOD flag goes low whenever the overvoltage or undervoltage latch protection is enabled.

lum capacitor (such as Nichicon PL series, Sanyo OS-CON, Sprague 593D, 594D, AVX TPS, and CDE polymer aluminum) is recommended. An electrolytic capacitor is not recommended for temperatures below -25°C since its ESR rises dramatically at cold temperature. A tantalum capacitor has a much better ESR specification at cold temperature and is preferred for low temperature applications.

The output voltage ripple in constant frequency mode has to be less than the sleep mode voltage hysteresis to avoid entering the sleep mode at full load:

 $V_{RIPPLE}$  < 20mV \*  $V_{OUT}$  / $V_{FB}$ 

#### **BOOST CAPACITOR**

A 0.1  $\mu\text{F}$  ceramic capacitor is recommended for the boost capacitor. The typical voltage across the boost capacitor is 6.7V.

#### SOFT-START CAPACITOR

A soft-start capacitor is used to provide the soft-start feature. When the input voltage is first applied, or when the  $\overline{SD}(SS)$ pin is allowed to go high, the soft-start capacitor is charged by a current source (approximately 2  $\mu$ A). When the  $\overline{SD}(SS)$ pin voltage reaches 0.6V (shutdown threshold), the internal regulator circuitry starts to operate. The current charging the soft-start capacitor increases from 2 µA to approximately 10  $\mu$ A. With the  $\overline{SD}(SS)$  pin voltage between 0.6V and 1.3V, the level of the current limit is zero, which means the output voltage is still zero. When the SD(SS) pin voltage increases beyond 1.3V, the current limit starts to increase. The switch duty cycle, which is controlled by the level of the current limit, starts with narrow pulses and gradually gets wider. At the same time, the output voltage of the converter increases towards the nominal value, which brings down the output voltage of the error amplifier. When the output of the error amplifier is less than the current limit voltage, it takes over the control of the duty cycle. The converter enters the normal current-mode PWM operation. The SD(SS) pin voltage is eventually charged up to about 2V.

The soft-start time can be estimated as:

$$T_{SS} = C_{SS} * 0.6V/2 \ \mu A + C_{SS} * (2V-0.6V)/10 \ \mu A$$

During start-up, the internal circuit is monitoring the soft-start voltage. When the softstart voltage reaches 2V, the undervoltage and overvoltage protections are enabled.

If the output voltage doesn't rise above 80% of the normal value before the soft-start reaches 2V. The undervoltage protection will kick in and shut the device down. You can avoid this by either increasing the value of the soft-start capacitor, or using a LDELAY capacitor.

#### LDELAY CAPACITOR

As mentioned in the operation section, the LDELAY capacitor sets the time delay between the output voltage goes below 80% of its nominal value and the undervoltage latch protection is enabled.

Charging the CDELAY by a 5  $\mu$ A current source up to 2V sets the delay time. Therefore, T<sub>DELAY</sub> = C<sub>DELAY</sub> \* 2V/5 $\mu$ A.

### DESIGN PROCEDURE (Continued)

The undervoltage protection is disabled by tying the LDELAY pin to the ground.

#### R<sub>1</sub> and R<sub>2</sub> (Programming Output Voltage)

Use the following formula to select the appropriate resistor values:

$$V_{OUT} = V_{REF}(1 + R_1/R_2)$$

where  $V_{REF} = 1.238V$ 

Select resistors between  $10k\Omega$  and  $100k\Omega.$  (1% or higher accuracy metal film resistors for  $R_1$  and  $R_2.)$ 

#### **COMPENSATION COMPONENTS**

In the control to output transfer function, the first pole  $F_{p1}$  can be estimated as  $1/(2\pi R_{OUT}C_{OUT})$ ; The ESR zero  $F_{z1}$  of the output capacitor is  $1/(2\pi ESRC_{OUT})$ ; Also, there is a high frequency pole  $F_{p2}$  in the range of 45kHz to 150kHz:

$$F_{p2} = F_{s}/(\pi n(1-D))$$

where D =  $V_{OUT}/V_{IN},$  n = 1+0.348L/( $V_{IN}-V_{OUT})$  (L is in µHs and  $V_{IN}$  and  $V_{OUT}$  in volts).

The total loop gain G is approximately 500/I<sub>OUT</sub> where I<sub>OUT</sub> is in amperes.

A Gm amplifier is used inside the LM2653. The output resistor  $\rm R_o$  of the Gm amplifier is about 80k $\Omega.~C_{c1}$  and  $\rm R_C$  together with  $\rm R_o$  give a lag compensation to roll off the gain:

 $F_{pc1} = 1/(2\pi C_{c1}(R_o+R_c)), F_{zc1} = 1/2\pi C_{c1}R_c.$ 

In some applications, the ESR zero  $F_{z1}$  can not be cancelled by  $F_{p2}.$  Then,  $C_{c2}$  is needed to introduce  $F_{pc2}$  to cancel the ESR zero,  $F_{p2} = 1/(2\pi C_{c2}R_o||R_c).$ 

The rule of thumb is to have more than  $45^{\circ}$  phase margin at the crossover frequency (G=1).

If C<sub>OUT</sub> is higher than 68µF, C<sub>c1</sub> = 2.2nF, and R<sub>c</sub> = 15K $\Omega$  are good choices for most applications. If the ESR zero is too low to be cancelled by F<sub>p2</sub>, add C<sub>c2</sub>.

If the transient response to a step load is important, choose  $R_{c}$  to be higher than  $10k\Omega$ .

#### EXTERNAL SCHOTTKY DIODE

A Schottky diode  $D_1$  is recommended to prevent the intrinsic body diode of the low-side MOSFET from conducting during the deadtime in PWM operation and hysteretic mode when


both MOSFETs are off. If the body diode turns on, there is extra power dissipation in the body diode because of the reverse-recovery current and higher forward voltage; the high-side MOSFET also has more switching loss since the negative diode reverse-recovery current appears as the high-side MOSFET turn-on current in addition to the load current. These losses degrade the efficiency by 1-2%. The improved efficiency and noise immunity with the Schottky diode become more obvious with increasing input voltage and load current.

The breakdown voltage rating of  $D_1$  is preferred to be 25% higher than the maximum input voltage. Since  $D_1$  is only on for a short period of time, the average current rating for  $D_1$  only requires being higher than 30% of the maximum output current. It is important to place  $D_1$  very close to the drain and source of the low-side MOSFET, extra parasitic inductance in the parallel loop will slow the turn-on of  $D_1$  and direct the current through the body diode of the low-side MOSFET.

# PCB LAYOUT CONSIDERATIONS


Layout is critical to reduce noises and ensure specified performance. The important guidelines are listed as follows:

- 1. Minimize the parasitic inductance in the loop of input capacitors and the internal MOSFETs by connecting the input capacitors to  $V_{IN}$  and PGND pins with short and wide traces. This is important because the rapidly switching current, together with wiring inductance can generate large voltage spikes that may result in noise problems.
- Minimize the trace from the center of the output resistor divider to the FB pin and keep it away from noise sources to avoid noise pick up. For applications require tight regulation at the output, a dedicated sense trace (separated from the power trace) is recommended to connect the top of the resistor divider to the output.
- If the Schottky diode D<sub>1</sub> is used, minimize the traces connecting D<sub>1</sub> to SW and PGND pins.




Schematic for the Typical Board Layout

# Typical PC Board Layout: (2X Size)




Component Placement Guide



Component Side PC Board Layout

LM2653

# Typical PC Board Layout: (2X Size) (Continued)




Solder Side PC Board Layout

LM2653

# Physical Dimensions inches (millimeters)

unless otherwise noted



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 
 National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com
 National Semiconductor Europe

 Fax: 1-800-737-7018 Email: support@nsc.com
 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 www.national.com
 Deutsch

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com