

August 2005

LM3310

Step-up PWM DC/DC Converter with Integrated Op-Amp and Gate Pulse Modulation Switch

General Description

The LM3310 is a step-up DC/DC converter integrated with an Operational Amplifier and a gate pulse modulation switch. The boost (step-up) converter is used to generate an adjustable output voltage and features a low $R_{\rm DSON}$ internal switch for maximum efficiency. The operating frequency is selectable between 660kHz and 1.28MHz allowing for the use of small external components. An external soft-start pin enables the user to tailor the soft-start time to a specific application and limit the inrush current. The Op-Amp is capable of sourcing/sinking 135mA of current (typical). The gate pulse modulation switch can operate with a VGH voltage of 5V to 30V. The LM3310 is available in a low profile 24-lead LLP package.


Features

- Boost converter with a 2A, 0.18Ω switch
- Boost output voltage adjustable up to 20V
- Operating voltage range of 2.5V to 7V
- 660kHz/1.28MHz pin selectable switching frequency
- Adjustable soft-start function
- Input undervoltage protection
- Over temperature protection
- Integrated Op-Amp
- Integrated gate pulse modulation (GPM) switch
- 24-Lead LLP package

Applications


- TFT Bias Supplies
- Portable Applications

Typical Application Circuit





Connection Diagram



Ordering Information

Order Number	Spec.	Package Type	NSC Package Drawing	Supplied As
		. , , , ,		
LM3310SQ		LLP-24	SQA24A	1000 units/reel
				tape and reel
LM3310SQX		LLP-24	SQA24A	4500 units/reel
				tape and reel
LM3310SQ	NOPB	LLP-24	SQA24A	1000 units/reel
				tape and reel
LM3310SQX	NOPB	LLP-24	SQA24A	4500 units/reel
				tape and reel

Pin Descriptions

Pin	Name	Function
1	NC	Not internally connected. Leave pin open.
2	VGHM	Output of GPM circuit. This output directly drives the supply for the gate driver circuits.
3	VFLK	Determines when the TFT LCD is on or off. This is controlled by the timing controller in the LCD module.
4	VDPM	VDPM pin is the enable signal for the GPM block. Pulling this pin high enables the GPM while pulling this pin low disables it. VDPM is used for timing sequence control.
5	V _{DD}	Reference input for gate pulse modulation (GPM) circuit. The voltage at V_{DD} is used to set the lower VGHM voltage.
6	AV _{IN}	Op-Amp analog power input.
7	OUT	Output of the Op-Amp.
8	NEG	Negative input terminal of the Op-Amp.
9	POS	Positive input terminal of the Op-Amp.
10	AGND	Analog ground for the step-up regulator, LDO, and Op-Amp. Connect directly to DAP and PGND beneath the device.
11	NC	Not internally connected. Leave pin open.
12	NC	Not internally connected. Leave pin open.

Pin Desc	riptions (Con	itinued)
Pin	Name	Function
13	NC	Not internally connected. Leave pin open.
14	SS	Boost converter soft start pin.
15	V _C	Boost compensation network connection. Connected to the output of the voltage error amplifier.
16	FREQ	Switching frequency select input. Connect this pin to $V_{\rm IN}$ for 1.28MHz operation and AGND for 660kHz operation.
17	V _{IN}	Boost converter and GPM power input.
18	SW	Boost power switch input. Switch connected between SW pin and PGND pin.
19	SHDN	Shutdown pin. Active low, pulling this pin low disable the LM3310.
20	FB	Boost output voltage feedback input.
21	PGND	Power Ground. Source connection of the step-up regulator NMOS switch and ground for the GPM circuit. Connect AGND and PGND directly to the DAP beneath the device.

Block Diagrams

CE

RE

VGH

22

23

24

DAP

Boost Converter


Connect capacitor from this pin to AGND.

this pad beneath the device.


Connect a resistor between RE and PGND.

GPM power supply input. VGH range is 5V to 30V.

Die Attach Pad. Internally connected to GND. Connect AGND and PGND pins directly to



Block Diagrams (Continued) **GPM Block** 2x or 3x Charge Pump VGH 24 VDPM VGHM 23 CE _______22 PGND N3 AGND VFLK ≥ 35 PGND AGND PGND AGND 10 PGND 21 20133358



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V _{IN}	7.5V
SW Voltage	21V
FB Voltage	V_{IN}
V _C Voltage (Note 2)	$1.265V \pm 0.3V$
SHDN Voltage	7.5V
FREQ	V_{IN}
AV _{IN}	12V
Amplifier Inputs/Output	Rail-to-Rail
VGH Voltage	31V
VGHM Voltage	VGH
VFLK, VDPM, V _{DD} Voltage	7.5V
CE Voltage (Note 2)	1.265 + 0.3V
RE Voltage	VGH
Maximum Junction	150°C
Temperature	

Power Dissipation(Note 3)	Internally Limited
Lead Temperature	300°C
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Susceptibility (Note 4)	
Human Body Model	2kV

Operating Conditions

Operating Junction	
Temperature Range (Note 5)	-40°C to +125°C
Storage Temperature	-65°C to +150°C
Supply Voltage	2.5V to 7V
Maximum SW Voltage	20V
VGH Voltage Range	5V to 30V
Op-Amp Supply, AV _{IN}	4V to 12V

Electrical Characteristics $V_{\rm IN}$ =2.5V and $I_{\rm L}$ = 0A

Specifications in standard type face are for $T_J = 25^{\circ}C$ and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}C$ to $+125^{\circ}C$). Unless otherwise specified, $V_{IN} = 2.5V$ and $I_L = 0.4$.

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units	
Q	Quiescent Current	FB = 2V (Not Switching)		690	1100		
		$V_{\overline{SHDN}} = 0V$		0.04	0.5 8.5	μΑ	
		660kHz Switching		2.1	2.8	m A	
		1.28MHz Switching		3.1	4.0	mA	
V_{FB}	Feedback Voltage		1.231	1.263	1.287	V	
%V _{FB} /ΔV _{IN}	Feedback Voltage Line Regulation	$2.5V \le V_{IN} \le 7V$	-0.26	0.089	0.42	%/V	
I _{CL}	Switch Current Limit (Note 7)	(Note 8)	2.0	2.6		Α	
I _B	FB Pin Bias Current (Note 9)			27	160	nA	
I _{ss}	SS Pin Current		8.5	11	13.5	μΑ	
V _{ss}	SS Pin Voltage		1.20	1.24	1.28	V	
V _{IN}	Input Voltage Range		2.5		7	V	
g _m	Error Amp Transconductance	$\Delta I = 5\mu A$	26	74	133	μmho	
A _V	Error Amp Voltage Gain			69		V/V	
D _{MAX}	Maximum Duty Cycle	$f_S = 660kHz$	80	91		%	
		f _S = 1.28MHz	80	89		/0	
f _s	Switching Frequency	FREQ = Ground	440	660	760	kHz	
		FREQ = V _{IN}	1.0	1.28	1.5	MHz	
SHDN	Shutdown Pin Current	$V_{\overline{SHDN}} = 2.5V$		8	13.5	μΑ	
		$V_{\overline{SHDN}} = 0.3V$		1	2		
lL	Switch Leakage Current	V _{SW} = 20V		0.03	5	μΑ	
R _{DSON}	Switch R _{DSON}	I _{SW} = 500mA		0.18	0.35	Ω	
Th _{SHDN}	SHDN Threshold	Output High, V _{IN} = 2.5V to 7V	1.4			V	
		Output Low, V _{IN} = 2.5V to 7V			0.4		
UVP	Undervoltage Protection	On Threshold (Switch On)	2.5	2.4		V	
	Threshold	Off Threshold (Switch Off)		2.3	2.1	V	

Electrical Characteristics V_{IN} =2.5V and I_L = 0A (Continued) Specifications in standard type face are for T_J = 25°C and those with **boldface type** apply over the full **Operating Tempera**ture Range ($T_J = -40^{\circ}C$ to +125°C). Unless otherwise specified, V_{IN} =2.5V and I_L = 0A.

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units
I _{FREQ}	FREQ Pin Current	FREQ = V _{IN} = 2.5V		2.7	13.5	μΑ

Electrical Characteristics V_{IN} =2.5V and AV_{IN} = 8V

Specifications in standard type face are for T_J = 25°C and those with boldface type apply over the full Operating Temperature Range ($T_J = -40$ °C to +125°C). Unless otherwise specified $V_{IN} = 2.5$ V and $AV_{IN} = 8$ V.

Operational Amplifier

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units
V _{os}	Input Offset Voltage	Buffer configuration, V _O =		5.7	15	mV
		AV _{IN} /2, no load		5.7	13	IIIV
I _B	Input Bias Current (POS Pin)	Buffer configuration, V _O =		200	550	nA
		AV _{IN} /2, no load (Note 9)		200	550	IIA
V _{OUT} Swing		Buffer, $R_L=2k\Omega$, V_O min.		0.001	0.03	V
		Buffer, $R_L=2k\Omega$, V_O max.	7.9	7.97		V
AV _{IN}	Supply Voltage		4		12	V
ls+	Supply Current	Buffer, $V_O = AV_{IN}/2$, No Load		1.5	7.8	mA
I _{OUT}	Output Current	Source	90	138	195	mA
		Sink	105	135	175	IIIA

Electrical Characteristics V_{IN} =2.5V

Specifications in standard type face are for T_J = 25°C and those with boldface type apply over the full Operating Temperature Range ($T_J = -40^{\circ}C$ to $+125^{\circ}C$). Unless otherwise specified $V_{IN} = 2.5V$.

Gate Pulse Modulation

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units
VFLK	VFLK Voltage Levels	Rising edge threshold			1.4	V
		Falling edge threshold	0.4			V
VDPM	VDPM Voltage Levels	Rising edge threshold			1.4	V
		Falling edge threshold	0.4			V
V _{DD(TH)}	V _{DD} Threshold	VGHM = 30V	2.8	3	3.3	V
		VGHM = 5V	0.4	0.5	0.7	V
I _{VFLK} VFLK Cu	VFLK Current	VFLK = 1.5V		4.8	11	^
		VFLK = 0.3V		1.1	2.5	μA
I _{VDPM}	VDPM Current	VDPM = 1.5V		4.8	11	μΑ
		VDPM = 0.3V		1.1	2.5	
I _{VGH}	VGH Bias Current	VGH = 30V, VFLK High		59	300	
		VGH = 30V, VFLK Low		11	35.5	μΑ
R _{VGH-VGHM}	VGH to VGHM Resistance	20mA Current, VGH = 30V		14	28.5	
R _{VGHM-RE}	VGHM to RE Resistance	20mA Current, VGH = VGHM = 30V		27	55	Ω
R _{VGHM(OFF)}	VGH Resistance	VDPM is Low, VGHM = 2V		1.2	1.7	kΩ
I _{CE}	CE Current	CE = 0V	7	11	16	μΑ
V _{CE(TH)}	CE Voltage Threshold		1.16	1.22	1.34	V

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: Under normal operation the V_C and CE pins may go to voltages above this value. The maximum rating is for the possibility of a voltage being applied to the pin, however the V_C and CE pins should never have a voltage directly applied to them.

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, TA. See the Electrical Characteristics table for the thermal resistance of various layouts. The maximum allowable power dissipation at any ambient temperature is calculated using: P_D (MAX) = $(T_{J(MAX)} - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

Note 4: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin per JEDEC standard JESD22-A114.


Electrical Characteristics V_{IN} =2.5V (Continued)

Note 5: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).


- Note 6: Typical numbers are at 25°C and represent the most likely norm.
- Note 7: Duty cycle affects current limit due to ramp generator.
- Note 8: Current limit at 0% duty cycle. See TYPICAL PERFORMANCE section for Switch Current Limit vs. V_{IN}
- Note 9: Bias current flows into pin.

Typical Performance Characteristics


SHDN Pin Current vs. SHDN Pin Voltage



FREQ Pin Current vs. Input Voltage




SS Pin Current vs. Input Voltage





20133362

FB Pin Current vs. Temperature




20133364






VDPM Pin Current vs. VDPM Pin Voltage




20133365


VFLK Pin Current vs. VFLK Pin Voltage




660kHz Switching Quiescent Current vs. Input Voltage



1.28MHz Switching Quiescent Current vs. Input Voltage




660kHz Switching Quiescent Current vs. Temperature




20133388


1.28MHz Switching Quiescent Current vs. Temperature




1.28MHz Switching Frequency vs. Temperature




Non-Switching Quiescent Current vs. Input Voltage GPM Disabled




660kHz Switching Frequency vs. Temperature



Switch Current Limit vs. Input Voltage




Non-Switching Quiescent Current vs. Input Voltage GPM Enabled




20133372


Non-Switching Quiescent Current vs. Temperature GPM Disabled




Power NMOS R_{DSON} vs. Input Voltage




1.28MHz Max. Duty Cycle vs. Input Voltage




Non-Switching Quiescent Current vs. Temperature GPM Enabled



660kHz Max. Duty Cycle vs. Input Voltage




660kHz Max. Duty Cycle vs. Temperature




20133390


1.28MHz Max. Duty Cycle vs. Temperature




1.28MHz Application Efficiency




VGH Pin Bias Current vs. VGH Pin Voltage




1.28MHz Application Efficiency



VGH Pin Bias Current vs. VGH Pin Voltage




VGH-VGHM PMOS R_{DSON} vs. VGH Pin Voltage




20133379


VGHM-RE PMOS R_{DSON} vs. VGHM Pin Voltage




Op-Amp Source Current vs. AVIN




Op-Amp Quiescent Current vs. AVIN




VGHM OFF Resistance vs. Temperature




Op-Amp Sink Current vs. AVIN




Op-Amp Offset Voltage vs. AV_{IN} (No Load)



Op-Amp Offset Voltage vs. Load Current




1.28MHz, 8.5V Application Boost Startup Waveform



 $V_{OUT} = 8.5V, \, V_{IN} = 3.3V, \, C_{OUT} = 20 \mu F, \, R_{LOAD} = 20 \Omega, \, C_{SS} = 10 n F$

- 1) V_{SHDN}, 2V/div, DC
- 2) V_{OUT}, 5V/div, DC
- 3) I_{IN}, 500mA/div, DC
- $T = 200 \mu s/div$


1.28MHz, 8.5V Application Boost Startup Waveform



 V_{OUT} = 8.5V, V_{IN} = 3.3V, C_{OUT} = 20 μ F, R_{LOAD} = 20 Ω , C_{SS} = open

- 1) V_{SHDN}, 2V/div, DC
- 2) V_{OUT}, 5V/div, DC
- 3) I_{IN}, 1A/div, DC
- $T = 40\mu s/div$


1.28MHz, 8.5V Application Boost Load Step



 V_{OUT} = 8.5V, V_{IN} = 3.3V, C_{OUT} = 20 μF

- 1) V_{OUT}, 200mV/div, AC
- 3) I_{LOAD} , 200mA/div, DC
- $T = 200 \mu s/div$

1.28MHz, 8.5V Application Boost Startup Waveform



 $\label{eq:vout} \text{V}_{\text{OUT}} = 8.5 \text{V}, \, \text{V}_{\text{IN}} = 3.3 \text{V}, \, \text{C}_{\text{OUT}} = 20 \mu \text{F}, \, \text{R}_{\text{LOAD}} = 20 \Omega, \, \text{C}_{\text{SS}} = 100 \text{nF}$

- 1) V_{SHDN}, 2V/div, DC
- 2) V_{OUT}, 5V/div, DC
- 3) I_{IN}, 500mA/div, DC
- T = 1ms/div

Operation




FIGURE 1. Simplified Boost Converter Diagram
(a) First Cycle of Operation (b) Second Cycle Of Operation

CONTINUOUS CONDUCTION MODE

The LM3310 contains a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles.

In the first cycle of operation, shown in *Figure 1* (a), the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by COLLE.

The second cycle is shown in *Figure 1* (b). During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.

The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:

$$V_{OUT} = \frac{V_{IN}}{1-D}, D' = (1-D) = \frac{V_{IN}}{V_{OUT}}$$

where D is the duty cycle of the switch, D and D' will be required for design calculations.

SETTING THE OUTPUT VOLTAGE (BOOST CONVERTER)

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in the typical operating circuit. The feedback pin voltage is 1.263V, so the ratio of the feedback resistors sets the output voltage according to the following equation:

$$R_{FB1} = R_{FB2} \times \frac{V_{OUT} - 1.263}{1.263} \Omega$$

SOFT-START CAPACITOR

The LM3310 has a soft-start pin that can be used to limit the inductor inrush current on start-up. The external SS pin is used to tailor the soft-start for a specific application but is not required for all applications and can be left open when not needed. When used a current source charges the external soft-start capacitor $C_{\rm SS}$ until it reaches its typical clamp voltage, $V_{\rm SS}$. The soft-start time can be estimated as:

$$T_{SS} = C_{SS}^*V_{SS}/I_{SS}$$

THERMAL SHUTDOWN

The LM3310 includes thermal shutdown. If the die temperature reaches 145°C the device will shut down until it cools to a safe temperature at which point the device will resume operation. If the adverse condition that is heating the device is not removed (ambient temperature too high, short circuit conditions, etc...) the device will continue to cycle on and off to keep the die temperature below 145°C. The thermal shutdown has approximately 20°C of hysteresis. When in thermal shutdown the boost regulator, Op-Amp, and GPM blocks will all be disabled.

INPUT UNDER-VOLTAGE PROTECTION

The LM3310 includes input under-voltage protection (UVP). The purpose of the UVP is to protect the device both during start-up and during normal operation from trying to operate with insufficient input voltage. During start-up using a ramping input voltage the UVP circuitry ensures that the device

does not begin switching until the input voltage reaches the UVP On threshold. If the input voltage is present and the shutdown pin is pulled high the UVP circuitry will prevent the device from switching if the input voltage present is lower than the UVP On threshold. During normal operation the UVP circuitry will disable the device if the input voltage falls below the UVP Off threshold for any reason. In this case the device will not turn back on until the UVP On threshold voltage is exceeded.

OPERATIONAL AMPLIFIER

Compensation:

The architecture used for the amplifier in the LM3310 requires external compensation on the output. Depending on the equivalent resistive and capacitive distributed load of the TFT-LCD panel, external components at the amplifier outputs may or may not be necessary. If the capacitance presented by the load is equal to or greater than an equivalent distibutive load of 50Ω in series with 4.7nF no external components are needed as the TFT-LCD panel will act as compensation itself. Distributed resistive and capacitive loads enhance stability and increase performance of the amplifiers. If the capacitance and resistance presented by the load is less than 50Ω in series with 4.7nF, external components will be required as the load itself will not ensure stability. No external compensation in this case will lead to oscillation of the amplifier and an increase in power consumption. A good choice for compensation in this case is to add a 50Ω in series with a 4.7nF capacitor from the output of the amplifier to ground. This allows for driving zero to infinite capacitance loads with no oscillations, minimal overshoot, and a higher slew rate than using a single large capacitor. The high phase margin created by the external compensation will guarantee stability and good performance for all conditions.

Layout and Filtering considerations:

When the power supply for the amplifiers (AV $_{\rm IN}$) is connected to the output of the switching regulator, the output ripple of the regulator will produce ripple at the output of the amplifiers. This can be minimized by directly bypassing the AV $_{\rm IN}$ pin to ground with a low ESR ceramic capacitor. For best noise reduction a resistor on the order of 5Ω to 20Ω from the supply being used to the AV $_{\rm IN}$ pin will create and RC filter and give you a cleaner supply to the amplifier. The bypass capacitor should be placed as close to the AV $_{\rm IN}$ pin as possible and connected directly to the AGND plane.

For best noise immunity all bias and feedback resistors should be in the low $k\Omega$ range due to the high input impedance of the amplifier. It is good practice to use a small capacitance at the high impedance input terminals as well to reduce noise susceptibility. All resistors and capacitors should be placed as close to the input pins as possible.

Special care should also be taken in routing of the PCB traces. All traces should be as short and direct as possible. The output pin trace must never be routed near any trace going to the positive input. If this happens cross talk from the output trace to the positive input trace will cause the circuit to oscillate.

The op-amp is not a three terminal device it has 5 terminals: positive voltage power pin, AGND, positive input, negative input, and the output. The op-amp "routes" current from the power input pin and AGND to the output pin. So in effect an opamp has not two inputs but four, all of which must be kept noise free relative to the external circuits which are being

driven by the op-amp. The current from the power pins goes through the output pin and into the load and feedback loop. The current exiting the load and feedback loops then must have a return path back to the op-amp power supply pins. Ideally this return path must follow the same path as the output pin trace to the load. Any deviation that makes the loop area larger between the output current path and the return current path adds to the probability of noise pick up.

GATE PULSE MODULATION

The Gate Pulse Modulation (GPM) block is designed to provide a modulated voltage to the gate driver circuitry of a TFT LCD display. Operation is best understood by referring to the GPM block diagram in the *Block Diagrams* section, the drawing in *Figure 2* and the transient waveforms in *Figure 3* and *Figure 4*.

There are two control signals in the GPM block, VDPM and VFLK. VDPM is the enable pin for the GPM block. If VDPM is high, the GPM block is active and will respond to the VFLK drive signal from the timing controller. However, if VDPM is low, the GPM block will be disabled and both PMOS switches P2 and P3 will be turned off. The VGHM node will be discharged through a $1 \mbox{k} \Omega$ resistor and the NMOS switch N2

When VDPM is high, typical waveforms for the GPM block can be seen in *Figure 2*. The pin VGH is typically driven by a 2x or 3x charge pump. In most cases, the 2x or 3x charge pump is a discrete solution driven from the SW pin and the output of the boost switching regulator. When VFLK is high, the PMOS switch P2 is turned on and the PMOS switch P3 is turned off. With P2 on, the VGHM pin is pulled to the same voltage applied to the VGH pin. This provides a high gate drive voltage, VGHM $_{\rm MAX}$, and can source current to the gate drive circuitry. When VFLK is high, NMOS switch N3 is on which discharges the capacitor CE.




FIGURE 2.

When VFLK is low, the NMOS switch N3 is turned off which allows current to charge the C_{E} capacitor. This creates a delay, t_{DELAY} , given by the following equations:

$$t_{DELAY} \approx \, 1.265 V(C_E + 7 pF)/I_{CE}$$

When the voltage on CE reaches about 1.265V and the VFLK signal is low, the PMOS switch P2 will turn off and the PMOS switch P3 will turn on connecting resistor R3 to the VGHM pin through P3. This will discharge the voltage at VGHM at some rate determined by R3 creating a slope, $M_{\rm R}$, as shown in *Figure 2*. The VGHM pin is no longer a current source, it is now sinking current from the gate drive circuitry.

As VGHM is discharged through R3, the comparator connected to the pin $V_{\rm DD}$ monitors the VGHM voltage. PMOS switch P3 will turn off when the following is true:

$$VGHM_{MIN} \approx 10V_XR2/(R1 + R2)$$

where $V_{\rm X}$ is some voltage connected to the resistor divider on pin $V_{\rm DD}.~V_{\rm X}$ is typically connected to the output of the boost switching regulator. When PMOS switch P3 turns off, VGHM will be high impedance until the VFLK pin is high again.

Figure 3 and Figure 4 give typical transient waveforms for the GPM block. Waveform (1) is the VGHM pin, (2) is the VFLK and (3) is the VDPM. The output of the boost switching regulator is operating at 8.5V and there is a 3x discrete charge pump (~23.5V) supplying the VGH pin. In Figure 3 and Figure 4, the VGHM pin is driving a purely capacitive load, 4.7nF. The value of resistor R1 is 15kohm, R2 is 1.1kΩ and R3 is 750Ω. In both transient plots, there is no C_E delay capacitor.




FIGURE 3.




FIGURE 4.

In the GPM block diagram, a signal called "Reset" is shown. This signal is generated from the V_{IN} under-voltage lockout, thermal shutdown, or the $\overline{\text{SHDN}}$ pin. If the V_{IN} supply voltage drops below 2.3V, typically, then the GPM block will be disabled and the VGHM pin will discharge through NMOS switch N2 and the $1 \text{k}\Omega$ resistor. This applies also if the junction temperature of the device exceeds 145°C or if the SHDN signal is low. As shown in the block diagram, both VDPM and VFLK have internal $350 \text{k}\Omega$ pull down resistors. This puts both VDPM and VFLK in normally "off" states. Typical VDPM and VFLK pin currents can be found in the Typical Performance Characteristics section.

INTRODUCTION TO COMPENSATION (BOOST CONVERTER)




FIGURE 5. (a) Inductor current. (b) Diode current.

www.national.com

16

The LM3310 is a current mode PWM boost converter. The signal flow of this control scheme has two feedback loops, one that senses switch current and one that senses output voltage.

To keep a current programmed control converter stable above duty cycles of 50%, the inductor must meet certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through the inductor (see *Figure 5* (a)). If the slope of the inductor current is too great, the circuit will be unstable above duty cycles of 50%. A 10µH inductor is recommended for most 660 kHz applications, while a 4.7µH inductor may be used for most 1.28 MHz applications. If the duty cycle is approaching the maximum of 85%, it may be necessary to increase the inductance by as much as 2X. See *Inductor and Diode Selection* for more detailed inductor sizing.

The LM3310 provides a compensation pin ($V_{\rm C}$) to customize the voltage loop feedback. It is recommended that a series combination of R_C and C_C be used for the compensation network, as shown in the typical application circuit. For any given application, there exists a unique combination of R_C and C_C that will optimize the performance of the LM3310 circuit in terms of its transient response. The series combination of R_C and C_C introduces a pole-zero pair according to the following equations:

$$f_{ZC} = \frac{1}{2\pi R_C C_C} Hz$$

$$f_{PC} = \frac{1}{2\pi(R_{C} + R_{O})C_{C}} Hz$$

where R_O is the output impedance of the error amplifier, approximately $900k\Omega.$ For most applications, performance can be optimized by choosing values within the range $5k\Omega \le R_C \le 100k\Omega$ (R_C can be up to $200k\Omega$ if C_{C2} is used, see High Output Capacitor ESR Compensation) and $68pF \le C_C \le 4.7nF.$ Refer to the Applications Information section for recommended values for specific circuits and conditions. Refer to the Compensation section for other design requirement.

COMPENSATION

This section will present a general design procedure to help insure a stable and operational circuit. The designs in this datasheet are optimized for particular requirements. If different conversions are required, some of the components may need to be changed to ensure stability. Below is a set of general guidelines in designing a stable circuit for continuous conduction operation, in most all cases this will provide for stability during discontinuous operation as well. The power components and their effects will be determined first, then the compensation components will be chosen to produce stability.

INDUCTOR AND DIODE SELECTION

Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be calculated. To ensure stability at duty cycles above 50%, the inductor must have some minimum value determined by the minimum input voltage and the maximum output voltage. This equation is:

$$L > \frac{V_{IN}R_{DSON}}{0.144 \text{ fs}} \left[\frac{D}{D'} - 1 \right] \text{ (in H)}$$

where fs is the switching frequency, D is the duty cycle, and $R_{\rm DSON}$ is the ON resistance of the internal switch taken from the graph " $R_{\rm DSON}$ vs. $V_{\rm IN}$ " in the $\it Typical Performance Characteristics section. This equation is only good for duty cycles greater than 50% (D>0.5), for duty cycles less than 50% the recommended values may be used. The value given by this equation is the inductance necessary to supress subharmonic oscillations. In some cases the value given by this equation may be too small for a given application. In this case the average inductor current and the inductor current ripple must be considered.$

The corresponding inductor current ripple, average inductor current, and peak inductor current as shown in *Figure 5* (a) is given by:

$$\Delta i_L = \frac{V_{IN}D}{2Lfs}$$
 (in Amps)

$$i_{L(AVE)} \approx \frac{I_{OUT}}{\eta D'}$$

$$i_{L(PEAK)} \approx i_{L(AVE)} + \Delta i_{L}$$

Continuous conduction mode occurs when Δi_L is less than the average inductor current and discontinuous conduction mode occurs when Δi_L is greater than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation. The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current.

The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The typical current waveform for the diode in continuous conduction mode is shown in *Figure 5* (b). The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

DC GAIN AND OPEN-LOOP GAIN

Since the control stage of the converter forms a complete feedback loop with the power components, it forms a closed-loop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover frequency and the phase margin. A high phase margin (greater than 45°) is desired for the best stability and transient response. For the purpose of stabilizing the LM3310, choosing a crossover point well below where the right half plane zero is located will ensure sufficient phase margin.

To ensure a bandwidth of 1/2 or less of the frequency of the RHP zero, calculate the open-loop DC gain, A_{DC} . After this value is known, you can calculate the crossover visually by placing a -20dB/decade slope at each pole, and a +20dB/decade slope for each zero. The point at which the gain plot crosses unity gain, or 0dB, is the crossover frequency. If the crossover frequency is less than 1/2 the RHP zero, the phase margin should be high enough for stability. The phase margin can also be improved by adding C_{C2} as discussed later in this section. The equation for A_{DC} is given below with additional equations required for the calculation:

$$\begin{split} A_{DC(DB)} &= 20log_{10} \left\langle\!\!\left(\frac{R_{FB2}}{R_{FB1} + R_{FB2}}\right) \frac{g_m R_O D'}{R_{DSON}} \{[(\omega\,cLeff)/\!/\,R_L] \!/\!/R_L \!\}\!\right) (in\,dB) \\ & \omega c \cong \frac{2fs}{nD'} \quad (in\,rad/s) \\ & Leff = \frac{L}{(D')^2} \\ & n = 1 + \frac{2mc}{m1} \quad (no\,unit) \\ & mc \cong 0.072fs \quad (in\,V/s) \\ & m1 \cong \frac{V_{IN} R_{DSON}}{I} \quad (in\,V/s) \end{split}$$

where R_L is the minimum load resistance, V_{IN} is the minimum input voltage, g_m is the error amplifier transconductance found in the *Electrical Characteristics* table, and R_{D^-} son is the value chosen from the graph "NMOS R_{DSON} vs. Input Voltage" in the *Typical Performance Characteristics* section.

INPUT AND OUTPUT CAPACITOR SELECTION

The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on the application and board layout. If the regulator will be loaded uniformly, with very little load changes, and at lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of 10µF should be used for the less stressful condtions while a 22µF to 47µF capacitor may be required for higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very low ripple on the input source voltage.

The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted $R_{\rm ESR}$) capacitors be used such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require more compensation which will be explained later on in the section. The

ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$\Delta V_{OUT} \approx 2\Delta i_L R_{ESR}$$
 (in Volts)

A minimum value of $10\mu F$ is recommended and may be increased to a larger value. After choosing the output capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:

$$f_{P1} = \frac{1}{2\pi(R_{ESR} + R_L)C_{OUT}}$$
 (in Hz)

$$f_{Z1} = \frac{1}{2\pi R_{ESR} C_{OUT}} \text{ (in Hz)}$$

Where R_L is the minimum load resistance corresponding to the maximum load current. The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the *High Output Capacitor ESR Compensation* section. Some suitable capacitor vendors include Vishay, Taiyo-Yuden, and TDK.

RIGHT HALF PLANE ZERO

A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect of a zero in the gain plot, causing an imposed +20dB/decade on the rolloff, but has the effect of a pole in the phase, subtracting another 90° in the phase plot. This can cause undesirable effects if the control loop is influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be designed to have a bandwidth of less than ½ the frequency of the RHP zero. This zero occurs at a frequency of:

RHPzero =
$$\frac{V_{OUT}(D')^2}{2\pi I_{I,OAD}L}$$
 (in Hz)

where I_{LOAD} is the maximum load current.

SELECTING THE COMPENSATION COMPONENTS

The first step in selecting the compensation components R_C and C_C is to set a dominant low frequency pole in the control loop. Simply choose values for R_C and C_C within the ranges given in the *Introduction to Compensation* section to set this pole in the area of 10Hz to 500Hz. The frequency of the pole created is determined by the equation:

$$f_{PC} = \frac{1}{2\pi(R_C + R_O)C_C} (in Hz)$$

where ${\rm R}_{\rm O}$ is the output impedance of the error amplifier, approximately 900k Ω . Since ${\rm R}_{\rm C}$ is generally much less than ${\rm R}_{\rm O}$, it does not have much effect on the above equation and can be neglected until a value is chosen to set the zero ${\rm f}_{\rm ZC}$ is created to cancel out the pole created by the output capacitor, ${\rm f}_{\rm P1}$. The output capacitor pole will shift with different load currents as shown by the equation, so setting the zero is not exact. Determine the range of ${\rm f}_{\rm P1}$ over the expected loads and then set the zero ${\rm f}_{\rm ZC}$ to a point approximately in the middle. The frequency of this zero is determined by:

$$f_{ZC} = \frac{1}{2\pi C_{C}R_{C}} \text{ (in Hz)}$$

Now $R_{\rm C}$ can be chosen with the selected value for $C_{\rm C}$. Check to make sure that the pole $f_{\rm PC}$ is still in the 10Hz to 500Hz range, change each value slightly if needed to ensure both component values are in the recommended range.

HIGH OUTPUT CAPACITOR ESR COMPENSATION

When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding another capacitor, C_{C2} , directly from the compensation pin V_C to ground, in parallel with the series combination of R_C and C_C . The pole should be placed at the same frequency as f_{Z1} , the ESR zero. The equation for this pole follows:

$$f_{PC2} = \frac{1}{2\pi C_{C2}(R_{C}/\!/R_{O})}$$
 (in Hz)

To ensure this equation is valid, and that $C_{\rm C2}$ can be used without negatively impacting the effects of $R_{\rm C}$ and $C_{\rm C}$, $f_{\rm PC2}$ must be greater than $10f_{\rm ZC}$.

CHECKING THE DESIGN

With all the poles and zeros calculated the crossover frequency can be checked as described in the section DC Gain and Open-loop Gain. The compensation values can be changed a little more to optimize performance if desired. This is best done in the lab on a bench, checking the load step response with different values until the ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a stable, high performance circuit. For improved transient response, higher values of R_C should be chosen. This will improve the overall bandwidth which makes the regulator respond more quickly to transient response.

sients. If more detail is required, or the most optimum performance is desired, refer to a more in depth discussion of compensating current mode DC/DC switching regulators.

POWER DISSIPATION

The output power of the LM3310 is limited by its maximum power dissipation. The maximum power dissipation is determined by the formula

$$P_D = (T_{jmax} - T_A)/\theta_{JA}$$

where T_{jmax} is the maximum specified junction temperature (125°C), T_A is the ambient temperature, and θ_{JA} is the thermal resistance of the package.

LAYOUT CONSIDERATIONS

The input bypass capacitor C_{IN}, as shown in the typical operating circuit, must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with CIN, close to the V_{IN} pin, to shunt any high frequency noise to ground. The output capacitor, COUT, should also be placed close to the IC. Any copper trace connections for the C_{OUT} capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors R_{FB1} and R_{FB2}, should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system. $R_{\text{\scriptsize E}}$ and $C_{\text{\scriptsize E}}$ should also be close to the RE and CE pins to minimize noise in the GPM circuitry. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. For more detail on switching power supply layout considerations see Application Note AN-1149: Layout Guidelines for Switching Power Supplies.

For Op-Amp layout please refer to the *Operational Amplifier* section.

Figure 6, Figure 7, and Figure 8 in the Application Information section following show the schematic and an example of a good layout as used in the LM3310/11 evaluation board.

Application Information




FIGURE 6. Evaluation Board Schematic




FIGURE 7. Evaluation Board Layout (top layer)




FIGURE 8. Evaluation Board Layout (bottom layer)




FIGURE 9. Li-lon to 8V, 1.28MHz Application




FIGURE 10. 5V to 10.5V, 1.28MHz Application


Some recommended Inductors (others may be used)

Manufacturer	Inductor	Contact Information
Coilcraft	DO3316 and DT3316 series	www.coilcraft.com
		800-3222645
TDK	SLF10145 series	www.component.tdk.com
		847-803-6100
Pulse	P0751 and P0762 series	www.pulseeng.com
Sumida	CDRH8D28 and CDRH8D43 series	www.sumida.com

Some recommended Input and Output Capacitors (others may be used)

Manufacturer	Capacitor	Contact Information
Vishay Sprague	293D, 592D, and 595D series tantalum	www.vishay.com
		407-324-4140
Taiyo Yuden	High capacitance MLCC ceramic	www.t-yuden.com
		408-573-4150
Cornell Dubilier	ESRD seriec Polymer Aluminum Electrolytic	www.cde.com
Cornell Dubliler	SPV and AFK series V-chip series	www.cde.com
Donoconio	High capacitance MLCC ceramic	www.popoonio.com
Panasonic	EEJ-L series tantalum	www.panasonic.com

Physical Dimensions inches (millimeters) unless otherwise noted



LLP-24 Pin Package (SQA) For Ordering, Refer to Ordering Information Table NS Package Number SQA24A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com **National Semiconductor** Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560