

# 5V or 3V NVRAM Supervisor for Up to 8 LPSRAMs

### **FEATURES SUMMARY**

- CONVERTS LOW POWER SRAM INTO NVRAMs
- PRECISION POWER MONITORING AND POWER SWITCHING CIRCUITRY
- AUTOMATIC WRITE-PROTECTION WHEN V<sub>CC</sub> IS OUT-OF-TOLERANCE
- TWO-INPUT DECODER ALLOWS CONTROL FOR UP TO 8 SRAMs (with 2 devices active in parallel)
- CHOICE OF SUPPLY VOLTAGES AND POWER-FAIL DESELECT VOLTAGES:
  - M40Z300:

 $V_{CC} = 4.5 V \text{ to } 5.5 V$ 

THS =  $V_{SS}$ :  $4.5V \le V_{PFD} \le 4.75V$ 

THS =  $V_{OUT}$ :  $4.2V \le V_{PFD} \le 4.5V$ 

- M40Z300W:

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$ 

THS =  $V_{SS}$ :  $2.8V \le V_{PFD} \le 3.0V$ 

 $V_{CC} = 2.7V \text{ to } 3.3V$ 

THS =  $V_{OUT}$ :  $2.5 \le V_{PFD} \le 2.7V$ 

- RESET OUTPUT (RST) FOR POWER ON RESET
- BATTERY LOW PIN (BL)
- LESS THAN 12ns CHIP ENABLE ACCESS PROPAGATION DELAY (for 5.0V device)
- PACKAGING INCLUDES A 28-LEAD SOIC AND SNAPHAT® TOP (to be ordered separately), OR A 16-LEAD SOIC
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY

Figure 1. 16-pin SOIC Package





Figure 2. 28-pin SOIC Package



February 2005 1/21

# **TABLE OF CONTENTS**

FEATURES S	SUMMARY	1
Figure 1.	16-pin SOIC Package	1
Figure 2.	28-pin SOIC Package	1
DESCRIPTIO	NN	4
Figure 3.	Logic Diagram	4
	Signal Names	
-	28-pin SOIC Connections	
_	M40Z300 16-pin SOIC Connections	
•	M40Z300W 16-pin SOIC Connections	
Figure 7.	Hardware Hookup	6
OPERATION	l	7
Two to F	our Decode	7
	Truth Table	
•	Address-Decode Time	
	ention Lifetime Calculation	
	n Reset Output	
-	ow Pin	
	se And Negative Going Transients	
Figure 9.	Supply Voltage Protection	9
MAXIMUM R	ATING1	0
Table 3.	Absolute Maximum Ratings	0
DC AND AC	PARAMETERS1	1
Table 4.	DC and AC Measurement Conditions	1
Figure 10	0.AC Testing Load Circuit	1
Table 5.	Capacitance1	1
Table 6.	DC Characteristics1	2
•	.Power Down Timing	
-	P.Power Up Timing1	
Table 7.	Power Down/Up Mode AC Characteristics	4
PACKAGE N	IECHANICAL INFORMATION	5
Figure 13	3.SOH28 – 28-lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline. 1	5
Table 8.	SOH28 - 28-lead Plastic Small Outline, battery SNAPHAT, Package Mechanical Data 1	5
Figure 14	I.SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Outline1	6
	SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Mechanical Data 1	
•	S.SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Outline	
	. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Mechanical Data 1	
Figure 16	S.SO16 – 16-lead Plastic Small Outline, 150 mils body width, Package Outline 1	8
Table 11	SO16 - 16-lead Plastic Small Outline 150 mils body width Package Mechanical Data 1	8

# M40Z300, M40Z300W

PAF	RT NUMBERING	. 19
	Table 12. Ordering Information Example	
	Table 13. SNAPHAT® Battery Table	. 19
RE\	VISION HISTORY	20
	Table 14. Document Revision History	20

### DESCRIPTION

The M40Z300/W NVRAM SUPERVISOR is a self-contained device which converts a standard low-power SRAM into a non-volatile memory. A precision voltage reference and comparator monitors the  $V_{\rm CC}$  input for an out-of-tolerance condition.

When an invalid  $V_{CC}$  condition occurs, the conditioned chip enable outputs ( $\overline{E1}_{CON}$  to  $\overline{E4}_{CON}$ ) are forced inactive to write-protect the stored data in the SRAM. During a power failure, the SRAM is switched from the  $V_{CC}$  pin to the lithium cell within the SNAPHAT® to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns.

The 28-pin, 330mil SOIC provides sockets with gold plated contacts for direct connection to a separate SNAPHAT housing containing the battery. The SNAPHAT housing has gold plated pins which mate with the sockets, ensuring reliable connection. The housing is keyed to prevent improper insertion. This unique design allows the SNAPHAT battery package to be mounted on top


of the SOIC package after the completion of the surface mount process which greatly reduces the board manufacturing process complexity of either directly soldering or inserting a battery into a soldered holder. Providing non-volatility becomes a "SNAP." The 16-pin SOIC provides battery pins for an external user-supplied battery.

Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is also keyed to prevent reverse insertion.

The 28-pin SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4ZXX-BR00SH" (see Table 13., page 19).

**Caution:** Do not place the SNAPHAT battery top in conductive foam, as this will drain the lithium button-cell battery.

Figure 3. Logic Diagram



Note: 1. For 16-pin SOIC package only.

**Table 1. Signal Names** 

THS	Threshold Select Input
Ē	Chip Enable Input
E1 <sub>CON</sub> - E4 <sub>CON</sub>	Conditioned Chip Enable Output
A, B	Decoder Inputs
RST	Reset Output (Open Drain)
BL	Battery Low Output (Open Drain)
V <sub>OUT</sub>	Supply Voltage Output
Vcc	Supply Voltage
V <sub>SS</sub>	Ground
B +	Positive Battery Pin
В –	Negative Battery Pin
NC	Not Connected Internally

Note: For M40Z300W, B– must be connected to the negative battery terminal only (not to Pin 8, VSS).

Figure 4. 28-pin SOIC Connections




Figure 5. M40Z300 16-pin SOIC Connections






Figure 6. M40Z300W 16-pin SOIC Connections



Note: For M40Z300W, B– must be connected to the negative battery terminal only (not to Pin 8, V<sub>SS</sub>).

Figure 7. Hardware Hookup



Note: 1. If the second chip enable pin (E2) is unused, it should be tied to  $V_{\mbox{OUT}}$ .

### **OPERATION**

The M40Z300/W, as shown in Figure 7., page 6, can control up to four (eight, if placed in parallel) standard low-power SRAMs. These SRAMs must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable ( $\overline{\text{E1}}_{\text{CON}}$ ) to  $\overline{\text{E4}}_{\text{CON}}$ ) output pins follow the chip enable ( $\overline{\text{E}}$ ) input pin with timing shown in Figure 8., page 8 and Table 7., page 14. An internal switch connects V<sub>CC</sub> to V<sub>OUT</sub>. This switch has a voltage drop of less than 0.3V (I<sub>OUT1</sub>).

<u>When VCC</u> degrades during a power failure,  $\overline{E1}_{CON}$  to  $\overline{E4}_{CON}$  are forced inactive independent of  $\overline{E}$ . In this situation, the SRAM is unconditionally write protected as V<sub>CC</sub> falls below an out-of-tolerance threshold (V<sub>PFD</sub>). For the M40Z300 the power fail detection value associated with V<sub>PFD</sub> is selected by the Threshold Select (THS) pin and is shown in Table 6., page 12. For the M40Z300W, the THS pin selects both the supply voltage and V<sub>PFD</sub> (also shown in Table 6., page 12).

**Note:** In either case, THS pin must be connected to either  $V_{SS}$  or  $V_{OUT}$ .

If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time  $t_{WPT}$ ,

 $\overline{\text{E1}}_{\text{CON}}$  to  $\overline{\text{E4}}_{\text{CON}}$  are unconditionally driven high, write protecting the SRAM. A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below V<sub>PFD</sub> (min), the user can be assured the memory will be write protected within the Write Protect Time (t<sub>WPT</sub>) provided the V<sub>CC</sub> fall time exceeds t<sub>F</sub> (see Figure 8., page 8).

As  $V_{CC}$  continues to degrade, the internal switch disconnects  $V_{CC}$  and connects the internal battery to  $V_{OUT}$ . This occurs at the switchover voltage  $(V_{SO})$ . Below the  $V_{SO}$ , the battery provides a voltage  $V_{OHB}$  to the SRAM and can supply current  $I_{OUT2}$  (see Table 6., page 12).

When  $V_{CC}$  rises above  $V_{SO}$ ,  $V_{OUT}$  is switched back to the supply voltage. Outputs  $\overline{E1}_{CON}$  to  $\overline{E4}_{CON}$  are held inactive for  $t_{CER}$  (120ms maximum) after the power supply has reached  $V_{PFD}$ , independent of the  $\overline{E}$  input, to allow for processor stabilization (see Figure 12., page 13).


#### Two to Four Decode

The M40Z300/W includes a 2 input (A, B) decoder which allows the control of up to 4 independent SRAMs. The Truth Table for these inputs is shown in Table 2.

Table 2. Truth Table

	Inputs			Out	outs	
Ē	В	Α	E1 <sub>CON</sub>	E2 <sub>CON</sub>	E3 <sub>CON</sub>	E4 <sub>CON</sub>
Н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	L	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L

Figure 8. Address-Decode Time



Note: During system design, compliance with the SRAM timing parameters must comprehend the propagation delay between  $\overline{\text{E1}}_{\text{CON}}$  -  $\overline{\text{E4}}_{\text{CON}}$ .

#### **Data Retention Lifetime Calculation**

Most low power SRAMs on the market today can be used with the M40Z300/W NVRAM SUPERVISOR. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40Z300/W and SRAMs to be "Don't Care" once V<sub>CC</sub> falls below V<sub>PFD</sub>(min). The SRAM should also guarantee data retention down to V<sub>CC</sub> = 2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included. If the SRAM includes a second chip enable pin ( $\overline{E2}$ ), this pin should be tied to V<sub>OUT</sub>.

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use.

The data retention current value of the SRAMs can then be added to the I<sub>BAT</sub> value of the M40Z300/W to determine the total current requirements for data retention. The available battery capacity for the SNAPHAT® of your choice can then be divided by this current to determine the amount of data retention available (see Table 13., page 19).

**CAUTION:** Take care to avoid inadvertent discharge through  $V_{OUT}$  and  $\overline{E1}_{CON}$  -  $\overline{E4}_{CON}$  after battery has been attached.

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

### **Power-on Reset Output**

All microprocessors have a reset input which forces them to a known state when starting. The M40Z300/W has a reset output (RST) pin which is guaranteed to be low within  $t_{WPT}$  of  $V_{PFD}$  (see 7). This signal is an open drain configuration. An appropriate pull-up resistor should be chosen to control the rise time. This signal will be valid for all voltage conditions, even when  $V_{CC}$  equals  $V_{SS}$ .

Once  $V_{CC}$  exceeds the power failure detect voltage  $V_{PFD}$ , an internal timer keeps  $\overline{RST}$  low for  $t_{REC}$  to allow the power supply to stabilize.

#### **Battery Low Pin**

The M40Z300/W automatically performs battery voltage monitoring upon power-up, and at factory-programmed time intervals of at least 24 hours. The Battery Low (BL) pin will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL pin will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below 2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect, and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal  $V_{CC}$  is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The SNAPHAT top should be replaced with valid  $V_{CC}$  applied to the device.


The M40Z300/W only monitors the battery when a nominal  $V_{CC}$  is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique. The  $\overline{BL}$  pin is an open drain output and an appropriate pull-up resistor to  $V_{CC}$  should be chosen to control the rise time.

## **V<sub>CC</sub> Noise And Negative Going Transients**

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 9.) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 9. Supply Voltage Protection



### **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	Grade 1	0 to 70	°C
IA	Ambient Operating Temperature	Grade 6	-40 to 85	°C
T <sub>STG</sub>	Storage Temperature	SNAPHAT <sup>®</sup>	-40 to 85	°C
1516	Clorage Temperature	SOIC	-55 to 125	°C
T <sub>SLD</sub> <sup>(1,2)</sup>	Lead Solder Temperature for 10 seconds		260	°C
V <sub>IO</sub>	Input or Output Voltage		-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>CC</sub>	Supply Voltage	M40Z300	-0.3 to 7.0	V
V CC	Supply voltage	M40Z300W	-0.3 to 4.6	V
Io	Output Current		20	mA
P <sub>D</sub>	Power Dissipation		1	W

<sup>Note: 1. For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).
2. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C</sup> 

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

# DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 4. DC and AC Measurement Conditions** 

Parameter	M40Z300	M40Z300W	
V <sub>CC</sub> Supply Voltage		4.5 to 5.5V	2.7 to 3.6V
Ambient Operating Temperature	Grade 1	0 to 70°C	0 to 70°C
Ambient Operating Temperature	Grade 6	−40 to 85°C	–40 to 85°C
Load Capacitance (C <sub>L</sub> )	•	100pF	50pF
Input Rise and Fall Times	≤ 5ns	≤ 5ns	
Input Pulse Voltages	0 to 3V	0 to 3V	
Input and Output Timing Ref. Voltages	1.5V	1.5V	

Note: Output High Z is defined as the point where data is no longer driven.

Figure 10. AC Testing Load Circuit



Note: 50pF for M40Z300W.

**Table 5. Capacitance** 

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		8	pF
C <sub>OUT</sub> <sup>(3)</sup>	Input/Output Capacitance		10	pF

Note: 1. Sampled only, not 100% tested. 2. At 25°C, f = 1MHz.

3. Outputs deselected.

**Table 6. DC Characteristics** 

C:	Dame we at a m		M40Z300		M40Z300W			1114	
Sym	Parameter	Test Condition <sup>(1)</sup>	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>LI</sub> <sup>(2)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1			±1	μA
Icc	Supply Current	Outputs open		3	6		2	4	mA
VIL	Input Low Voltage		-0.3		0.8	-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	2.0		V <sub>CC</sub> + 0.3	V
	Output Low Voltage	I <sub>OL</sub> = 4.0mA			0.4			0.4	V
V <sub>OL</sub>	Output Low Voltage (open drain) <sup>(3)</sup>	I <sub>OL</sub> = 10mA			0.4			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.0$ mA	2.4			2.4			V
V <sub>OHB</sub>	V <sub>OH</sub> Battery Back-up <sup>(4)</sup>	$I_{OUT2} = -1.0 \mu A$	2.0	2.9	3.6	2.0	2.9	3.6	V
1	V <sub>OUT</sub> Current (Active)	V <sub>OUT</sub> > V <sub>CC</sub> -0.3			250			150	mA
I <sub>OUT1</sub>		V <sub>OUT</sub> > V <sub>CC</sub> −0.2			150			100	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> Current (Battery Back-up)	V <sub>OUT</sub> > V <sub>BAT</sub> -0.3		100			100		μA
ICCDR	Data Retention Mode Current <sup>(5)</sup>				100			100	nA
THS	Threshold Select Voltage		V <sub>SS</sub>		V <sub>OUT</sub>	V <sub>SS</sub>		V <sub>OUT</sub>	V
V <sub>PFD</sub>	Power-fail Deselect Voltage (THS = V <sub>SS</sub> )		4.5	4.6	4.75	2.8	2.9	3.0	V
V PFD	Power-fail Deselect Voltage (THS = V <sub>OUT</sub> )		4.2	4.35	4.5	2.5	2.6	2.7	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage			3.0			2.5		V
V <sub>BAT</sub>	Battery Voltage		2.0	2.9	3.6	2.0	2.9	3.6	V

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>CC</sub> = 2.7 to 3.6V or 4.5 to 5.5V(except where noted).

2. Outputs deselected.

3. For RST & BL pins (Open Drain).

4. Chip Enable outputs (E1<sub>CON</sub> - E4<sub>CON</sub>) can only sustain CMOS leakage currents in the battery back-up mode.
Higher leakage currents will reduce battery life.

5. Measured with V<sub>OUT</sub> and E1<sub>CON</sub> - E4<sub>CON</sub> open.

Figure 11. Power Down Timing





Figure 12. Power Up Timing



# M40Z300, M40Z300W

**Table 7. Power Down/Up Mode AC Characteristics** 

Symbol	Parameter <sup>(1)</sup>		Min	Max	Unit
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time		300		μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	M40Z300	10		μs
lFB <sup>(*)</sup>	Abed (umi) to ASS ACC Lan Line	M40Z300W	150		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time		10		μs
ten	Chin Fachla Drangation Delay Law			12	ns
t <sub>EDL</sub>	Chip Enable Propagation Delay Low	M40Z300W		20	ns
trou	Chip Enable Propagation Delay High	M40Z300		10	ns
tEDH	Crip Eriable Fropagation Delay Flight	M40Z300W		20	ns
t <sub>AS</sub>	A, B set up to E		0		ns
t <sub>CER</sub>	Chip Enable Recovery		40	120	ms
t <sub>REC</sub> <sup>(4)</sup>	V <sub>PFD</sub> (max) to RST High		40	120	ms
t <sub>WPT</sub>	Write Protect Time	M40Z300	40	150	μs
WPI	Wille Flotest Time	M40Z300W	40	250	μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time		1		μs

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>CC</sub> = 2.7 to 3.6V or 4.5 to 5.5V(except where noted).


2. V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200 µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

3. V<sub>PFD</sub> (min) to V<sub>SS</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

4. t<sub>REC</sub> (min) = 20ms for industrial temperature Grade 6 device.

# PACKAGE MECHANICAL INFORMATION

Figure 13. SOH28 – 28-lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline



Note: Drawing is not to scale.

Table 8. SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, Package Mechanical Data

Symbol		mm		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
Е		8.23	8.89		0.324	0.350	
е	1.27	_	_	0.050	-	-	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N		28		28			
СР			0.10			0.004	

Figure 14. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 9. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Mechanical Data

Cumhal	mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090




Figure 15. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 10. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Mechanical Data

Cumbal		mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			10.54			0.415	
A1		8.00	8.51		0.315	.0335	
A2		7.24	8.00		0.285	0.315	
А3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
Е		17.27	18.03		0.680	0.710	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	

Figure 16. SO16 – 16-lead Plastic Small Outline, 150 mils body width, Package Outline


Note: Drawing is not to scale.

Table 11. SO16 – 16-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Symbol	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.75			0.069
A1		0.10	0.25		0.004	0.010
A2			1.60			0.063
В		0.35	0.46		0.014	0.018
С		0.19	0.25		0.007	0.010
D		9.80	10.00		0.386	0.394
E		3.80	4.00		0.150	0.158
е	1.27	_	_	0.050	-	-
Н		5.80	6.20		0.228	0.244
L		0.40	1.27		0.016	0.050
α		0°	8°		0°	8°
N		16			16	
СР			0.10			0.004

# **PART NUMBERING**

### **Table 12. Ordering Information Example**



#### **Shipping Method for SOIC**

blank = Tubes

TR = Tape & Reel

Note: 1. The SOIC package (SOH28) requires the battery package (SNAPHAT®) which is ordered separately under the part number "M4Zxx-BR00SH" in plastic tube or "M4Zxx-BR00SHTR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery package "M4Zxx-BR00SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 13. SNAPHAT® Battery Table

Part Number	Description	Package
M4Z28-BR00SH	Lithium Battery (48mAh) SNAPHAT	SH
M4Z32-BR00SH	Lithium Battery (120mAh) SNAPHAT	SH

# **REVISION HISTORY**

**Table 14. Document Revision History** 

Date	Version	Revision Details	
March 1999	1.0	First Issue	
08-Mar-00	1.1	Document Layout changed; SO16 package added; Battery Capacity changed (Table 13)	
22-Sep-00	1.2	SO16 package measures change	
23-Feb-01	1.3	Added information for Industrial Temperature (Table 3, 7, 12)	
30-May-01	1.4	Change "Controller" references to "SUPERVISOR"	
10-Jul-01	2.0	Reformatted; added temp/voltage info. to tables (Table 6, 7); Figures changed (Figures 3, 5, 7, 10, 8)	
01-Aug-01	2.1	E2 connections added to Hookup (Figure 7)	
15-Jan-02	2.2	16-pin SOIC Connections split, graphic added (Figure 6); addition to hardware hookup (Figure 7)	
13-May-02	2.3	Modify reflow time and temperature footnote (Table 3)	
31-Oct-03	2.4	Update DC Characteristics (Table 6)	
04-Nov-03	2.5	Correct DC Characteristics (Table 6)	
23-Feb-05	3.0	Reformatted; IR reflow, SO package updates (Table 3)	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

 $\ @$  2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com