

5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection

# **FEATURES SUMMARY**

- 5.0, 3.3, OR 3.0V OPERATING VOLTAGE
- SERIAL INTERFACE SUPPORTS I<sup>2</sup>C BUS (400kHz)
- NVRAM SUPERVISOR FOR EXTERNAL LPSRAM
- 2.5 TO 5.5V OSCILLATOR OPERATING VOLTAGE
- AUTOMATIC SWITCH-OVER AND DESELECT CIRCUITRY
- CHOICE OF POWER-FAIL DESELECT VOLTAGES
  - M41ST87Y:

 $V_{CC} = 4.75 \text{ to } 5.5V;$ 

THS Bit = '1':  $4.50V \le V_{PFD} \le 4.75V$ 

 $V_{CC} = 4.5 \text{ to } 5.5 \text{V};$ 

THS Bit = '0': 4.20V  $\leq$  V<sub>PFD</sub>  $\leq$  4.50V

– M41ST87W:

 $V_{CC} = 3.0 \text{ to } 3.6 \text{V};$ 

THS Bit = '1':  $2.8V \le V_{PFD} \le 3.0V$ 

 $V_{CC} = 2.7 \text{ to } 3.6V;$ 


THS Bit = '0':  $2.55V \le V_{PFD} \le 2.70V$ 

- TWO INDEPENDENT POWER-FAIL COMPARATORS (1.25V REFERENCE)
- COUNTERS FOR TENTHS/HUNDREDTHS OF SECONDS, SECONDS, MINUTES, HOURS, DAY, DATE, MONTH, YEAR, AND CENTURY
- 128 BYTES OF GENERAL PURPOSE RAM
- PROGRAMMABLE ALARM AND INTERRUPT FUNCTION (VALID EVEN DURING BATTERY BACK-UP MODE)
- PROGRAMMABLE WATCHDOG TIMER
- UNIQUE ELECTRONIC SERIAL NUMBER (8-BYTE)
- 32kHz FREQUENCY OUTPUT AVAILABLE UPON POWER-ON
- MICROPROCESSOR POWER-ON RESET
- BATTERY LOW FLAG
- ULTRA-LOW BATTERY SUPPLY CURRENT OF 500nA (TYP)

# **SECURITY FEATURES**

- TAMPER INDICATION CIRCUITS WITH TIMESTAMP AND RAM CLEAR
- LPSRAM CLEAR FUNCTION (TPCLR)
- PACKAGING INCLUDES A 28-LEAD, EMBEDDED CRYSTAL SOIC
- OSCILLATOR STOP DETECTION

Figure 1. Package





# **TABLE OF CONTENTS**

SECURITY FEATURES         1           Figure 1. Package.         1           SUMMARY DESCRIPTION.         5           Security Features         5           Figure 2. Logic Diagram         6           Figure 3. 28-pin, 300mil SOIC (MX) Connections.         6           Table 1. Signal Names         6           Figure 4. Block Diagram         7           Figure 5. Hardware Hookup         8           OPERATING MODES         9           2-Wire Bus Characteristics.         9           Bus not busy.         9           Start data transfer.         9           Stop data transfer.         9           Stop data Valid.         10           Acknowledge.         10           Figure 6. Serial Bus Data Transfer Sequence         10           Figure 7. Acknowledgement Sequence         10           Figure 8. Bus Timing Requirements Sequence         11           Table 2. AC Characteristics.         11           READ Mode         12           Figure 9. Slave Address Location         12           Figure 10. READ Mode Sequence         12           Figure 11. Alternate READ Mode Sequence         12           Figure 12. WRITE Mode Sequence         13	FEATURES SUMMARY	1
SUMMARY DESCRIPTION         5           Security Features         5           Figure 2. Logic Diagram         6           Figure 3. 28-pin, 300mil SOIC (MX) Connections.         6           Table 1. Signal Names         6           Figure 4. Block Diagram         7           Figure 5. Hardware Hookup         8           OPERATING MODES         9           2-Wire Bus Characteristics.         9           Bus not busy.         9           Start data transfer.         9           Stop data transfer.         9           Data Valid.         10           Acknowledge.         10           Figure 6. Serial Bus Data Transfer Sequence         10           Figure 7. Acknowledgement Sequence         10           Figure 8. Bus Timing Requirements Sequence         11           Table 2. AC Characteristics.         11           Table 2. AC Characteristics.         11           READ Mode         12           Figure 9. Slave Address Location.         12           Figure 10.READ Mode Sequence         12           Figure 11.Alternate READ Mode Sequence         12           Figure 12.WRITE Mode Sequence         13           Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signa	SECURITY FEATURES	1
Security Features         5           Figure 2. Logic Diagram         6           Figure 3. 28-pin, 300mil SOIC (MX) Connections.         6           Table 1. Signal Names         6           Figure 4. Block Diagram         7           Figure 5. Hardware Hookup         8           OPERATING MODES         9           2-Wire Bus Characteristics         9           Bus not busy.         9           Start data transfer.         9           Stop data transfer.         9           Data Valid.         10           Acknowledge.         10           Figure 6. Serial Bus Data Transfer Sequence         10           Figure 7. Acknowledgement Sequence         10           Figure 8. Bus Timing Requirements Sequence         11           Table 2. AC Characteristics.         11           READ Mode         12           Figure 9. Slave Address Location         12           Figure 10.READ Mode Sequence         12           Figure 11. Alternate READ Mode Sequence         12           Figure 12. WRITE Mode Sequence         13           Figure 13. WRITE Cycle Timing: RTC & External SRAM Control Signals         13           Data Retention Mode         14           Tamper Enable Bits (TEB1	Figure 1. Package	1
Figure 2. Logic Diagram       6         Figure 3. 28-pin, 300mil SOIC (MX) Connections.       6         Table 1. Signal Names       6         Figure 4. Block Diagram       7         Figure 5. Hardware Hookup       8         OPERATING MODES         9       2-Wire Bus Characteristics       9         Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       12         Figure 12.WRITE Mode       13         WRITE Mode.       13         Figure 13.WRITE Oycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper	SUMMARY DESCRIPTION	5
Figure 2. Logic Diagram       6         Figure 3. 28-pin, 300mil SOIC (MX) Connections.       6         Table 1. Signal Names       6         Figure 4. Block Diagram       7         Figure 5. Hardware Hookup       8         OPERATING MODES         9       2-Wire Bus Characteristics       9         Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       12         Figure 12.WRITE Mode       13         WRITE Mode.       13         Figure 13.WRITE Oycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper		
Figure 3. 28-pin, 300mil SOIC (MX) Connections.       6         Table 1. Signal Names       6         Figure 4. Block Diagram.       7         Figure 5. Hardware Hookup       8         OPERATING MODES.         9       2-Wire Bus Characteristics.       9         Bus not busy.       9         Start data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         Figure 12.WRITE Mode       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TB2).       14         Tamper Interrupt Enable Bits (TEI1 and TEM2).       14	· · · · · · · · · · · · · · · · · · ·	
Table 1. Signal Names       6         Figure 4. Block Diagram       7         Figure 5. Hardware Hookup       8         OPERATING MODES       9         2-Wire Bus Characteristics       9         Bus not busy.       9         Start data transfer       9         Stop data transfer       9         Data Valid       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and TEB2)       14         Tamper Interrupt Enable Bits (TEB1 and TEB2)       14         Tamper Polarity Mode Bits (TEM1		
Figure 4. Block Diagram.       7         Figure 5. Hardware Hookup.       8         OPERATING MODES.       9         2-Wire Bus Characteristics.       9         Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Interrupt Enable Bits (TE1 and TE82)       14         Tamper Interrupt Enable Bits (TE1 and TE2)       14         Ta		
Figure 5. Hardware Hookup         8           OPERATING MODES         9           2-Wire Bus Characteristics         9           Bus not busy         9           Start data transfer         9           Stop data transfer         9           Data Valid         10           Acknowledge         10           Figure 6. Serial Bus Data Transfer Sequence         10           Figure 7. Acknowledgement Sequence         10           Figure 8. Bus Timing Requirements Sequence         11           Table 2. AC Characteristics         11           READ Mode         12           Figure 9. Slave Address Location         12           Figure 10.READ Mode Sequence         12           Figure 11.Alternate READ Mode Sequence         13           WRITE Mode.         13           Figure 12.WRITE Mode Sequence         13           Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals         13           Data Retention Mode         14           Tamper Register Bits (Tamper 1 and Tamper 2).         14           Tamper Enable Bits (TEB1 and TEB2)         14           Tamper Bits (TB1 and TB2).         14           Tamper Detection Circuit         14           Tamper Polarity Mod	· · · · · · · · · · · · · · · · · · ·	
2-Wire Bus Characteristics       9         Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location.       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Polarity Mode Bits (TEM1 and TIE2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tapper Polarity Mode Bits (TPM1 and TPM2)		
2-Wire Bus Characteristics       9         Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location.       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Polarity Mode Bits (TEM1 and TIE2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tapper Polarity Mode Bits (TPM1 and TPM2)		
Bus not busy.       9         Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location.       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Polarity Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect O		
Start data transfer.       9         Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TB2).       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Tigure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Figure 15.Tamper Detect Output Options       16         Figure 16.		
Stop data transfer.       9         Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11. Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12. WRITE Mode Sequence       13         Figure 13. WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bnable Bits (TEB1 and TEB2)       14         Tamper Interrupt Enable Bits (TiE1 and TIE2)       14         Tamper Polarity Mode Bits (TPM1 and TCM2)       14         Tamper 1. Tamper Detect Connection Options       15         Tigure 14. Tamper Detect Connection Options       15         Tigure 15. Tamper Detect Output Options       16         Figure 16. Basic Tamper Detect Options       16	·	
Data Valid.       10         Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11. Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12. WRITE Mode Sequence       13         Figure 13. WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TEB2)       14         Tamper Bits (TB1 and TB2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detection Truth Table       15         Figure 16.Basic Tamper Detect Options       16		
Acknowledge.       10         Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TB2).       14         Tamper Interrupt Enable Bits (TEB1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16	·	
Figure 6. Serial Bus Data Transfer Sequence       10         Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TB2).       14         Tamper Interrupt Enable Bits (TEB1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16		
Figure 7. Acknowledgement Sequence       10         Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Bits (TB1 and TB2).       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Table 3. Tamper Detect Output Options       16         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16	•	
Figure 8. Bus Timing Requirements Sequence       11         Table 2. AC Characteristics       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2)       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Truth Table       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16	·	
Table 2. AC Characteristics.       11         READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16	e e e e e e e e e e e e e e e e e e e	
READ Mode       12         Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2)       14         Tamper Bits (TB1 and TB2)       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Options       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16		
Figure 9. Slave Address Location       12         Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2)       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Bits (TB1 and TB2)       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detect Connection Truth Table       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16          Figure 16.Basic Tamper Detect Options       16		
Figure 10.READ Mode Sequence       12         Figure 11.Alternate READ Mode Sequence       13         WRITE Mode.       13         Figure 12.WRITE Mode Sequence       13         Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals       13         Data Retention Mode.       14         Tamper Detection Circuit       14         Tamper Register Bits (Tamper 1 and Tamper 2).       14         Tamper Enable Bits (TEB1 and TEB2)       14         Tamper Bits (TB1 and TB2).       14         Tamper Interrupt Enable Bits (TIE1 and TIE2)       14         Tamper Connect Mode Bit (TCM1 and TCM2)       14         Tamper Polarity Mode Bits (TPM1 and TPM2)       14         Figure 14.Tamper Detect Connection Options       15         Table 3. Tamper Detection Truth Table       15         Figure 15.Tamper Detect Output Options       16         Figure 16.Basic Tamper Detect Options       16		
Figure 11. Alternate READ Mode Sequence	· · · · · · · · · · · · · · · · · · ·	
WRITE Mode. 13 Figure 12.WRITE Mode Sequence 13 Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals 13 Data Retention Mode 14 Tamper Detection Circuit 14 Tamper Register Bits (Tamper 1 and Tamper 2) 14 Tamper Enable Bits (TEB1 and TEB2) 14 Tamper Bits (TB1 and TB2) 14 Tamper Interrupt Enable Bits (TIE1 and TIE2) 14 Tamper Connect Mode Bit (TCM1 and TCM2) 14 Tamper Polarity Mode Bits (TPM1 and TPM2) 14 Figure 14.Tamper Detect Connection Options 15 Table 3. Tamper Detect Output Options 16 Figure 16.Basic Tamper Detect Options 16		
Figure 12.WRITE Mode Sequence	·	
Figure 13.WRITE Cycle Timing: RTC & External SRAM Control Signals 13  Data Retention Mode. 14  Tamper Detection Circuit 14  Tamper Register Bits (Tamper 1 and Tamper 2). 14  Tamper Enable Bits (TEB1 and TEB2) 14  Tamper Bits (TB1 and TB2). 14  Tamper Interrupt Enable Bits (TIE1 and TIE2) 14  Tamper Connect Mode Bit (TCM1 and TCM2) 14  Tamper Polarity Mode Bits (TPM1 and TPM2) 14  Figure 14.Tamper Detect Connection Options 15  Table 3. Tamper Detect Output Options 15  Figure 15.Tamper Detect Output Options 16  Figure 16.Basic Tamper Detect Options 16		
Data Retention Mode.14Tamper Detection Circuit14Tamper Register Bits (Tamper 1 and Tamper 2).14Tamper Enable Bits (TEB1 and TEB2)14Tamper Bits (TB1 and TB2).14Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detect Connection Options15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16		
Tamper Detection Circuit14Tamper Register Bits (Tamper 1 and Tamper 2).14Tamper Enable Bits (TEB1 and TEB2)14Tamper Bits (TB1 and TB2).14Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detect Connection Options15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16		
Tamper Register Bits (Tamper 1 and Tamper 2).14Tamper Enable Bits (TEB1 and TEB2)14Tamper Bits (TB1 and TB2)14Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16		
Tamper Enable Bits (TEB1 and TEB2)14Tamper Bits (TB1 and TB2)14Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16	•	
Tamper Bits (TB1 and TB2).14Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16		
Tamper Interrupt Enable Bits (TIE1 and TIE2)14Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16	• • • • • • • • • • • • • • • • • • • •	
Tamper Connect Mode Bit (TCM1 and TCM2)14Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16	,	
Tamper Polarity Mode Bits (TPM1 and TPM2)14Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16	, ,	
Figure 14.Tamper Detect Connection Options15Table 3. Tamper Detection Truth Table15Figure 15.Tamper Detect Output Options16Figure 16.Basic Tamper Detect Options16	·	
Table 3. Tamper Detection Truth Table	· · · · · · · · · · · · · · · · · · ·	
Figure 15.Tamper Detect Output Options	·	
Figure 16.Basic Tamper Detect Options	·	
· · · · · · · · · · · · · · · · · · ·		
	· · · · · · · · · · · · · · · · · · ·	

	Tamper Current Hi/Tamper Current Lo (TCHI/TCLO1 and TCHI/TCLO2)	
	RAM Clear (CLR1 and CLR2)	
	RAM Clear External (CLR1 <sub>EXT</sub> and CLR2 <sub>EXT</sub> )	
	Table 4. Tamper Detection Current (Normally Closed - $TCM_X = '0'$ )	
	Figure 17.Tamper Detect Sampling Options	
	Figure 18.Tamper Current Options	
	Figure 19.Tamper Output Timing (with CLR1 <sub>EXT</sub> or CLR2 <sub>EXT</sub> = '1')	
	Table 5. Tamper Detect Timing	
	Figure 20.RAM Clear Hardware Hookup	
	Tamper Detection Operation	
	Sampling	
	Internal Tamper Pull-up/down Current	
	Tamper Event Time-Stamp	. 21
<u>- ا</u>	OCK OPERATION	22
CL		
	Power-Down Time-Stamp	
	TIMEKEEPER® Registers	
	Table 6. TIMEKEEPER® Register Map	
	Calibrating the Clock	
	Figure 21.Crystal Accuracy Across Temperature	
	Figure 22.Calibration Waveform	
	Setting Alarm Clock Registers	
	Figure 23.Alarm Interrupt Reset Waveform	
	Table 7. Alarm Repeat Modes	
	Figure 24.Back-Up Mode Alarm Waveform	
	Watchdog Timer	
	Square Wave Output	
	Table 8. Square Wave Output Frequency	
	Full-time 32kHz Square Wave Output	
	Power-on Reset	
	Reset Inputs (RSTIN1 & RSTIN2)	
	Figure 25. RSTIN1 & RSTIN2 Timing Waveforms	
	Table 9. Reset AC Characteristics	
	Power-fail Comparators (1 and 2)	
	·	
	Century Bits Output Driver Pin	
	Battery Low Warning	
	t <sub>rec</sub> Bit	
	Electronic Serial Number	
	Oscillator Stop Detection	
	Initial Power-on Defaults.	
	Table 10. Century Bits Examples	
	Table 12 Definitions	. 31 32
	TADIE IZ DETAULVAIDES	/

MAXIMUM RATING	33
Table 13. Absolute Maximum Ratings	33
DC and AC PARAMETERS	34
Table 14. DC and AC Measurement Conditions	34
Figure 26.AC Testing Input/Output Waveforms	
Table 15. Capacitance	
Table 16. DC Characteristics	
Figure 27.Power Down/Up Mode AC Waveforms	36
Table 17. Power Down/Up AC Characteristics	36
PACKAGE MECHANICAL INFORMATION	37
Figure 28.SOX28 – 28-lead Plastic Small Outline, 300mils, Embedded Crystal Outline	37
Table 18. SOX28 – 28-lead Plastic Small Outline, 300mils, Embedded Crystal, Mechanical Data	
PART NUMBERING	38
Table 19. Ordering Information Scheme	38
REVISION HISTORY	39
Table 20. Document Revision History	30

#### SUMMARY DESCRIPTION

The M41ST87Y/W Serial TIMEKEEPER<sup>®</sup>/Controller SRAM is a low power 1280-bit, static CMOS SRAM organized as 160 bytes by 8 bits. A built-in 32.768 kHz oscillator (internal crystal-controlled) and 8 bytes of the SRAM (see Table 6., page 23) are used for the clock/calendar function and are configured in binary coded decimal (BCD) format.

An additional 11 bytes of RAM provide calibration, status/control of Alarm, Watchdog, Tamper, and Square Wave functions. 8 bytes of ROM and finally 128 bytes of User RAM are also provided. Addresses and data are transferred serially via a two line, bi-directional I<sup>2</sup>C interface. The built-in address register is incremented automatically after each WRITE or READ data byte. The M41ST87Y/W has a built-in power sense circuit which detects power failures and automatically switches to the battery supply when a power failure occurs. The energy needed to sustain the SRAM and clock operations can be supplied by a small lithium buttoncell supply when a power failure occurs.

Functions available to the user include a non-volatile, time-of-day clock/calendar, Alarm interrupts, Tamper Detection, Watchdog Timer, and programmable Square Wave output. Other features include a Power-On Reset as well as two additional debounced inputs (RSTIN1 and RSTIN2) which can also generate an output Reset (RST). The

eight clock address locations contain the century, year, month, date, day, hour, minute, second and tenths/hundredths of a second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30 and 31 day months are made automatically.

#### **Security Features**

Two fully independent Tamper Detection Inputs allow monitoring of multiple locations within the system. Programmable bits provide both, "Normally Open" and "Normally Closed" switch monitoring. Time Stamping of the tamper event is automatically provided. There is also an option allowing data stored in either internal memory (128 bytes), and/or external memory to be cleared, protecting sensitive information in the event tampering occurs. By embedding the 32kHz crystal in the package, the clock is completely isolated from external tampering. An Oscillator Fail Bit (OF) is also provided to ensure correct operation of the oscillator.


The M41ST87Y/W is supplied in a 28-pin, 300mil SOIC package (MX) which includes an embedded 32kHz crystal.

The SOIC package is shipped in plastic anti-static tubes or in Tape & Reel form.

The 300mil, embedded crystal SOIC requires only a user-supplied battery to provide non-volatile operation.

4


Figure 2. Logic Diagram



Note: 1. Open drain output

2. Programmable output (Open drain or Full-CMOS)

Figure 3. 28-pin, 300mil SOIC (MX) Connections



Note: No Function (NF) pins should be tied to  $V_{SS}$ . Pins 1, 2, 3, and 4 are internally shorted together.

**Table 1. Signal Names** 


<del>E</del> CON	Conditioned Chip Enable Output
ĒΧ	External Chip Enable
ĪRQ/OUT <sup>(1)</sup>	Interrupt/Out Output (Open drain)
PFI <sub>1</sub>	Power Fail Input 1
PFI <sub>2</sub>	Power Fail Input 2
PFO <sub>1</sub> <sup>(2)</sup>	Power Fail Output 1
PFO <sub>2</sub> <sup>(2)</sup>	Power Fail Output 2
RST <sup>(1)</sup>	Reset Output (Open Drain)
RSTIN1	Reset 1 Input
RSTIN2	Reset 2 Input
SCL	Serial Clock Input
SDA	Serial Data Input/Output
SQW/FT <sup>(2)</sup>	Square Wave Output/Frequency Test
WDI	Watchdog Input
V <sub>CC</sub>	Supply Voltage
V <sub>OUT</sub>	Voltage Output
V <sub>SS</sub>	Ground
F <sub>32k</sub> <sup>(1)</sup>	32kHz Square Wave Output (Open drain)
TP1 <sub>IN</sub>	Tamper Pin 1 Input
TP2 <sub>IN</sub>	Tamper Pin 2 Input
TP <sub>CLR</sub>	Tamper Pin RAM Clear
V <sub>BAT</sub>	Positive Battery Pin Input
NF <sup>(3)</sup>	No Function
NC	No Connect
Note: 1 Open drain	outout.

Note: 1. Open drain output

2. Programmable output (Open drain or Full-CMOS)


3. Should be connected to Vss.

Figure 4. Block Diagram



Note: 1. Open drain output.
2. Programmable output (Open drain or Full-CMOS); if open drain option is selected and if pulled-up to supply other than V<sub>CC</sub>, this supply must be equal to, or less than 3.0V when V<sub>CC</sub> = 0V (during battery back-up mode).

Figure 5. Hardware Hookup



#### **OPERATING MODES**

The M41ST87Y/W clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 160 bytes contained in the device can then be accessed sequentially in the following order:

00h. Tenths/Hundredths of a Second Register

01h. Seconds Register02h. Minutes Register

03h. Century/Hours Register

04h. Day Register
05h. Date Register
06h. Month Register
07h. Year Register
08h. Control Register
09h. Watchdog Register
0Ah-0Eh. Alarm Registers
0Fh. Flag Register

10h-12h. Reserved13h. Square Wave14h. Tamper Register 115h. Tamper Register 2

16h-1Dh. Serial Number (8 bytes)

1Eh-1Fh. Reserved (2 bytes) 20h-9Fh. User RAM (128 bytes)

The M41ST87Y/W clock continually monitors  $V_{CC}$  for an out-of-tolerance condition. Should  $V_{CC}$  fall below  $V_{PFD}$ , the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written

to the device from a an out-of-tolerance system. When  $V_{CC}$  falls below  $V_{SO}$ , the device automatically switches over to the battery and powers down into an ultra low current mode of operation to conserve battery life. As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $t_{rec}$  (min).

For more information on Battery Storage Life refer to Application Note AN1012.

#### 2-Wire Bus Characteristics

The bus is intended for communication between different ICs. It consists of two lines: a bi-directional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is High.
- Changes in the data line, while the clock line is High, will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

**Bus not busy.** Both data and clock lines remain High.

**Start data transfer.** A change in the state of the data line, from High to Low, while the clock is High, defines the START condition.

**Stop data transfer.** A change in the state of the data line, from Low to High, while the clock is High, defines the STOP condition.

477

Data Valid. The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition a device that gives out a message is called "transmitter," the receiving device that gets the message is called "receiver." The device that controls the message is called "master." The devices that are controlled by the master are called "slaves."

Acknowledge. Each byte of eight bits is followed by one Acknowledge Bit. This Acknowledge Bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable Low during the High period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line High to enable the master to generate the STOP condition.





Figure 7. Acknowledgement Sequence



47/ 10/40




Figure 8. Bus Timing Requirements Sequence

**Table 2. AC Characteristics** 

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit	
f <sub>SCL</sub>	SCL Clock Frequency		0	400	kHz
t <sub>BUF</sub>	Time the bus must be free before a new transmission can	start	1.3		μs
texpp	EX to E <sub>CON</sub> Propagation Delay	M41ST87Y		10	ns
EXPD	ZX to ECON 1 Topagation Bollay	M41ST87W		15	ns
t <sub>F</sub>	SDA and SCL Fall Time			300	ns
t <sub>HD:DAT</sub> <sup>(2)</sup>	Data Hold Time	0		μs	
t <sub>HD:STA</sub>	START Condition Hold Time (after this period the first clock pulse is generated)				ns
tHIGH	Clock High Period				ns
t <sub>LOW</sub>	Clock Low Period				μs
t <sub>R</sub>	SDA and SCL Rise Time			300	ns
t <sub>SU:DAT</sub>	Data Setup Time		100		ns
tsu:sta	START Condition Setup Time (only relevant for a repeated start condition)		600		ns
tsu:sto	STOP Condition Setup Time		600		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = -40 to 85°C; V<sub>CC</sub> = 4.5 to 5.5V or 2.7 to 3.6V (except where noted).

2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling edge of SCL.

#### **READ Mode**

In this mode the master reads the M41ST87Y/W slave after setting the slave address (see Figure 9., page 12). Following the WRITE Mode Control Bit (R/W=0) and the Acknowledge Bit, the word address 'An' is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ Mode Control Bit (R/W=1). At this point the master transmitter becomes the master receiver.

The data byte which was addressed will be transmitted and the master receiver will send an Acknowledge Bit to the slave transmitter. The address pointer is only incremented on reception of an Acknowledge Clock. The M41ST87Y/W slave transmitter will now place the data byte at address An+1 on the bus, the master receiver reads and acknowledges the new byte and the address pointer is incremented to An+2.

This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter (see Figure 10., page 12).

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 07h). The update will resume either due to a Stop Condition or when the pointer increments to a non-clock or RAM address.

**Note:** This is true both in READ Mode and WRITE Mode.

An alternate READ Mode may also be implemented whereby the master reads the M41ST87Y/W slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer (see Figure 11., page 13).

Figure 9. Slave Address Location




Figure 10. READ Mode Sequence





Figure 11. Alternate READ Mode Sequence



#### **WRITE Mode**

In this mode the master transmitter transmits to the M41ST87Y/W slave receiver. Bus protocol is shown in Figure 12., page 13. Following the START condition and slave address, a logic '0' (R/ $\overline{W}$ =0) is placed on the bus and indicates to the addressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is

strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge clock. The M41ST87Y/W slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address (see Figure 9., page 12) and again after it has received the word address and each data byte.

Figure 12. WRITE Mode Sequence





Figure 13. WRITE Cycle Timing: RTC & External SRAM Control Signals



4

#### **Data Retention Mode**

With valid V<sub>CC</sub> applied, the M41ST87Y/W can be accessed as described above with READ or WRITE Cycles. Should the supply voltage decay, the M41ST87Y/W will automatically deselect, write protecting itself (and any external SRAM) when V<sub>CC</sub> falls between V<sub>PFD</sub> (max) and V<sub>PFD</sub> (min) (see Figure 27., page 36, 17., page 36). This is accomplished by internally inhibiting access to the clock registers. At this time, the Reset pin (RST) is driven active and will remain active until V<sub>CC</sub> returns to nominal levels. External RAM access is inhibited in a similar manner by forcing E<sub>CON</sub> to a high level. This level is within 0.2 volts of the V<sub>BAT</sub>. E<sub>CON</sub> will remain at this level as long as V<sub>CC</sub> remains at an out-of-tolerance condition. When V<sub>CC</sub> falls below the Battery Back-up Switchover Voltage (VSO), power input is switched from the V<sub>CC</sub> pin to the battery, and the clock registers and external SRAM are maintained from the attached battery supply.

All outputs become high impedance. The  $V_{OUT}$  pin is capable of supplying 100µA (for M41ST87W) or 150µA (for M41ST87Y) of current to the attached memory with less than 0.3 volts drop under this condition. On power up, when  $V_{CC}$  returns to a nominal value, write protection continues for  $t_{rec}$  by inhibiting  $\overline{E}_{CON}$ . The  $\overline{RST}$  signal also remains active during this time (see Figure 27., page 36).

**Note:** Most low power SRAMs on the market to-day can be used with the M41ST87Y/W RTC SUPERVISOR. There are, however some criteria which should be used in making the final choice of an SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M41ST87Y/W and SRAMs to be "Don't Care" once  $V_{CC}$  falls below  $V_{PFD}$ (min). The SRAM should also guarantee data retention down to  $V_{CC}$ =2.0 volts. The chip enable access time must be sufficient to meet the system needs with the chip enable output propagation delays included. If the SRAM includes a second chip enable pin (E2), this pin should be tied to  $V_{OUT}$ .

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0 volts. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the I<sub>BAT</sub> value of the M41ST87Y/W to determine the total current requirements for data retention. The available battery capacity for the battery of your choice can

then be divided by this current to determine the amount of data retention available.

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

#### **Tamper Detection Circuit**

The M41ST87Y/W provides two independent input pins, the Tamper Pin 1 Input ( $TP1_{IN}$ ) and Tamper Pin 2 Input ( $TP2_{IN}$ ), which can be used to monitor two separate signals which can result in the associated setting of the Tamper Bits (TB1 and/or TB2, in Flag Register 0Fh) if the Tamper Enable Bits (TEB1 and/or TEB2) are enabled, for the respective Tamper 1 or Tamper 2. The  $TP1_{IN}$  Pin or  $TP2_{IN}$  Pin may be set to indicate a tamper event has occurred by either 1) closing a switch to ground or  $V_{OUT}$  (Normally Open), or by 2) opening a switch that was previously closed to ground or  $V_{OUT}$  (Normally Closed), depending on the state of the  $TCM_X$  Bits and the  $TPM_X$  Bits in the Tamper Register (14h and/or 15h).

Tamper Register Bits (Tamper 1 and Tamper 2) Tamper Enable Bits (TEB1 and TEB2). When set to a logic '1,' this bit will enable the Tamper Detection Circuit. This bit must be set to '0' in order to clear the associated Tamper Bits (TB<sub>X</sub>, in 0Fh).

**Note:**  $TEB_X$  should be reset whenever the Tamper Detect condition is modified.

**Tamper Bits (TB1 and TB2).** If the  $TEB_X$  Bit is set, and a tamper condition occurs, the  $TB_X$  Bit will be set to '1.' This bit is "Read-only" and is reset only by setting the  $TEB_X$  Bit to '0.' These bits are located in the Flags Register 0Fh.

# Tamper Interrupt Enable Bits (TIE1 and TIE2).

If this bit is set to a logic '1,' the  $\overline{IRQ}/OUT$  pin will be activated when a tamper event occurs. This function is also valid in battery back-up if the ABE Bit (Alarm in Battery Back-up) is also set to '1' (see Figure 15., page 16).


**Note:** In order to avoid an inadvertent activation of the  $\overline{IRQ}/OUT$  pin due to a prior tamper event, the Flag Register (0Fh) should be read prior to resetting the  $TEB_X$  Bit.

### Tamper Connect Mode Bit (TCM1 and TCM2).

This bit indicates whether the position of the external switch selected by the user is in the Normally Open ( $TCM_X = '1'$ ) or Normally Closed ( $TCM_X = '0'$ ) position (see Figure 14., page 15 and Figure 16., page 16).

### Tamper Polarity Mode Bits (TPM1 and TPM2).

The state of this bit indicates whether the Tamper Pin Input will be taken high (to  $V_{OUT}$  if  $TPM_X = '1'$ ) or low (to  $V_{SS}$  if  $TPM_X = '0'$ ) during a tamper event (see Figure 14., page 15 and Figure 16., page 16).



**Figure 14. Tamper Detect Connection Options** 

Note: These options are connected to those in Table 3.

Note: 1. If the CLRX<sub>EXT</sub> Bit is set, a second Tamper to  $V_{OUT}$  (TPM2 = '1') during  $t_{CLR}$  will not be detected. 2. If the CLRX<sub>EXT</sub> Bit is set, a second Tamper to  $V_{OUT}$  (TPM2 = '1') will trigger automatically.


- 3. Optional external resistor to V<sub>CC</sub> allows the user to bypass sampling when power is "on."

**Table 3. Tamper Detection Truth Table** 


Option	Mode	TCMX	TPM <sub>X</sub>
I	Normally Open/Tamper to GND <sup>(1)</sup>	1	0
II	Normally Open/Tamper to V <sub>OUT</sub> <sup>(1)</sup>	1	1
III	Normally Closed/Tamper to GND	0	0
IV	Normally Closed/Tamper to VouT	0	1

Note: 1. No battery current drawn during battery back-up.

**Figure 15. Tamper Detect Output Options** 



**Figure 16. Basic Tamper Detect Options** 



#### Tamper Detect Sampling (TDS1 and TDS2).

This bit selects between a 1Hz sampling rate or constant monitoring of the Tamper Input Pin(s) to detect a tamper event when the Normally Closed switch mode is selected. This allows the user to reduce the current drain when the  $TEB_X$  Bit is enabled while the device is in battery backup (see

Table 4., page 17 and Figure 17., page 18). Sampling is disabled if the  $TCM_X$  Bit is set to logic '1' (Normally Open). In this case the state of the  $TDS_X$  Bit is a "Don't care."

**Note:** The crystal oscillator must be "On" for sampling to be enabled.

Tamper Current Hi/Tamper Current Lo (TCHI/TCLO1 and TCHI/TCLO2). This bit selects the strength of the internal pull-up or pull-down used during the sampling of the Normally Closed condition. The state of the  $TCHI/TCLO_X$  Bit is a "Don't care" for Normally Open ( $TCM_X = '1'$ ) mode (see Figure 18., page 18).

**RAM Clear (CLR1 and CLR2).** When either of these bits and the  $TEB_X$  Bit are set to a logic '1,' the internal 128 bytes of user RAM (see Figure 15., page 16) will be cleared to all zeros in the event of a tamper condition. The 128 bytes of user RAM will be deselected (invalid data will be read) until the corresponding  $TEB_X$  Bit is reset to '0.'

RAM Clear External (CLR1<sub>EXT</sub> and CLR2<sub>EXT</sub>). When either of these bits are set to a logic '1' and the  $TEB_X$  Bit is also set to logic '1,' the external SRAM will be cleared and the RST output enabled (see Figure 15., page 16 and Figure 20., page 20).

**Note:** The reset output resulting from a tamper event will be the same as a reset resulting from a power-down condition, a watchdog time-out, or a manual reset (RSTIN1 or RSTIN2).

This is accomplished by forcing  $TP_{CLR}$  high, which if used to control the inhibit pin of the DC regulator (see Figure 20., page 20) will also switch off  $V_{OUT}$ , depriving the external SRAM of power to the  $V_{CC}$  pin.  $V_{OUT}$  will automatically be disconnected from the battery if the tamper occurs during battery back-up (see Figure 19., page 19). By inhibiting the DC regulator, the user will also prevent other

inputs from sourcing current to the external SRAM, allowing it to retain data.

The user may optionally connect an inverting charge pump to the  $V_{CC}$  pin of the external SRAM (see Figure 20., page 20). Depending on the process technology used for the manufacturing of the external SRAM, clearing the memory may require varying durations of negative potential on the  $V_{CC}$  pin. This device configuration will allow the user to program the time needed for their particular application. Control Bits CLRPW0 and CLRPW1 determine the duration  $TP_{CLR}$  will be enabled (see Figure 19., page 19 and Table 5., page 19).

Note: When using the inverting charge pump, the user must also provide isolation in the form of two additional small-signal power MOSFETs. These will isolate the V<sub>OUT</sub> pin from both the negative voltage generated by the charge pump during a tamper condition, and from being pulled to ground by the output of the charge pump when it is in shutdown mode (SHDN = logic low). The gates of both MOSFETs should be connected to TP<sub>CLR</sub> as shown in Figure 20., page 20. One n-channel enhancement MOSFET should be placed between the output of the inverting charge pump and the V<sub>OUT</sub> of the M41ST87. The other MOSFET should be an enhancement mode p-channel, and placed between V<sub>OUT</sub> of the M41ST87 and V<sub>CC</sub> of the external SRAM. When  $\mathsf{TP}_{\mathsf{CLR}}$  goes high after a tamper condition occurs, the n-channel MOSFET will turn on and the p-channel will turn off. During normal operating conditions, TP<sub>CLR</sub> will be low and the p-channel will be on, while the n-channel will be off.


Table 4. Tamper Detection Current (Normally Closed -  $TCM_X = '0'$ )

TDSX	TCHI/TCLO <sub>X</sub>	Tamper Circuit Mode	Current at 3.0V (typ) <sup>(1,2)</sup>	Unit
0	0	Continuous Monitoring / $10M\Omega$ pull-up/-down	0.3	μΑ
0	1	Continuous Monitoring / $1M\Omega$ pull-up/-down	3.0	μA
1	0	Sampling (1Hz) / 10M $\Omega$ pull-up/-down	0.3	nA
1	1	Sampling (1Hz) / 1MΩ pull-up/-down	3.0	nA


Note: 1. When calculating battery lifetime, this current should be added to I<sub>BAT</sub> current listed in Table 16., page 35.

2. Per Tamper Detect Input

Figure 17. Tamper Detect Sampling Options



**Figure 18. Tamper Current Options** 






Figure 19. Tamper Output Timing (with CLR1<sub>EXT</sub> or CLR2<sub>EXT</sub> = '1')

Note: 1. If connected to a negative charge pump device, this pin must be isolated from the charge pump by using both n-channel and p-channel MOSFETs as illustrated in Figure 20., page 20.

2. If the device is in battery back-up; NOT on V<sub>CC</sub> (see RAM Clear External (CLR1<sub>EXT</sub> and CLR2<sub>EXT</sub>), page 17).

- If TIE<sub>X</sub> = '1.'
   If ABE = '1.'


**Table 5. Tamper Detect Timing** 

Symbol	Parameter	CLRPW1	CLRPW0	Min	Тур	Max	Unit
t <sub>CLRD</sub> <sup>(1)</sup>	Tamper RAM Clear Ext Delay	Х	Х	1.0 <sup>(2)</sup>	1.5	2.0	ms
t <sub>CLR</sub>	Tamper Clear Timing	0	0		1		s
		0	1		4		s
		1	0		8		S
		1	1		16		S

Note: 1. With input capacitance = 70pF and resistance =  $50\Omega$ .

2. If the OF Bit is set,  $t_{CLRD}(min) = 0.5ms$ .

Figure 20. RAM Clear Hardware Hookup



Note: 1. Most inverting Charge Pumps drive OUT to Ground when device shut down is enabled (SHDN = logic low). Therefore, an n-channel enhancement mode MOSFET should be used to isolate the OUT pin from the V<sub>OUT</sub> of the M41ST87.
 2. In order to avoid turning on an on-chip parasitic diode when driving V<sub>OUT</sub> negative, a p-channel enhancement mode MOSFET

should be used to isolate the V<sub>OUT</sub> pin from the negative voltage generated by the inverting Charge Pump.

#### **Tamper Detection Operation**

The Tamper Pins are triggered based on the state of an external switch. Two switch mode options are available, "Normally Open" or "Normally Closed," based on the setting of the Tamper Connect Mode Bit (TCM<sub>X</sub>). If the selected switch mode is Normally Open ( $TCM_X = '1'$ ), the Tamper Pin will be triggered by being connected to VSS (if the  $TPM_X$  Bit is set to '0') or to  $V_{CC}$  (if the  $TPM_X$  Bit is set to '1'), through the closing of the external switch. When the external switch is closed, the Tamper Bit will be immediately set, allowing the user to determine if the device has been physically tampered with. If the selected switch mode is Normally Closed ( $TCM_X = '0'$ ), the Tamper Pin will be triggered by being pulled to VSS or to VOUT (depending on the state of the TPMX Bit), through an internal pull-up/pull-down resistor as a result of opening the external switch.

When a tamper event occurs, the Tamper Bits (TB1 and/or TB2) will be immediately set if  $TEB_X = '1'$ 

If the Tamper Interrupt Enable Bit (TIE<sub>X</sub>) is set to a  $^{'1,'}$  the  $^{'IRQ}$ /OUT pin will also be activated. The  $^{IRQ}$ /OUT output is cleared by a READ of the Flags Register (as seen in Figure 23., page 26), a reset of the TIE Bit to '0,' or the  $^{'}RST$  output is enabled.

**Note:** In order to avoid an inadvertent activation of the IRQ/OUT pin due to a prior tamper event, the Flag Register (0Fh) should be read prior to resetting the TEB<sub>X</sub> Bit.

The Tamper Bits are "Read only" bits and are reset only by writing the Tamper Enable Bit (TEB<sub>X</sub>) to '0.'

The Tamper Detect function operates both under normal power, and in battery back-up. Even if the trigger event occurs during a power-down condition, the bit will be set correctly.

#### Sampling

As the Switch Mode Normally Closed ( $TCM_X = '0'$ ) requires a greater amount of current to maintain constant monitoring, the M41ST87Y/W offers a programmable Tamper Detect Sampling Bit ( $TDS_X$ ) to reduce the current drawn on  $V_{CC}$  or  $V_{BAT}$  (see Figure 17., page 18). When enabled, the sampling frequency is once per second (1Hz), for approximately 1ms.

When TEB<sub>X</sub> is disabled, no current will be drawn by the Tamper Detection Circuit. After a tamper event has been detected, no additional current will be drawn.

**Note:** The oscillator must be running for Tamper Detection to operate in the sampling mode. If the oscillator is stopped, the Tamper Detection Circuit will revert to constant monitoring.

**Note:** Sampling in the Tamper High Mode (TPM<sub>X</sub> = '1') may be bypassed while on  $V_{CC}$  by connecting the TPX<sub>IN</sub> pin to  $V_{CC}$  through an external resistor. This will allow constant monitoring when  $V_{CC}$  is "On" and revert to sampling when in battery back-up (see Figure 14., page 15).

#### Internal Tamper Pull-up/down Current

Depending on the capacitive and resistive loading of the Tamper Pin Input (TP<sub>XIN</sub>), the user may require more or less current from the internal pull-up/down used when monitoring the Normally Closed switch mode. The state of the Tamper Current Hi/Tamper Current Low Bit (TCHI/TCLO<sub>X</sub>) determines the sizing of the internal pull-up/-down. TCHI/TCLO<sub>X</sub> = '1' uses a 1M $\Omega$  pull-up/-down resistor, while TCHI/TCLO<sub>X</sub> = '0' uses a 10M $\Omega$  pull-up/-down resistor (see Figure 18., page 18).

**Note:** No additional, external capacitance is required on the Tamper Input pin.

#### **Tamper Event Time-Stamp**

Regardless of which tamper occurs first, not only will the appropriate Tamper Bit be set, but the event will also be automatically time-stamped. This is accomplished by freezing the normal update of the clock registers (00h through 07h) immediately following a tamper event. Thus, when tampering occurs, the user may first read the time registers to determine exactly when the tamper event occurred, then re-enable the clock update to the current time (and reset the Tamper Bit, TB<sub>X</sub>) by resetting the Tamper Enable Bit (TEB<sub>X</sub>).

The time update will then resume and the clock can be read to determine the current time. Both Tamper Enable Bits (TEB<sub>X</sub>) must always be set to '0' in order to read the current time.

In the event of multiple tampers, the Time-Stamp will reflect the initial tamper event.

**Note:** If the TEB<sub>X</sub> Bit is set, the Tamper Event Time-Stamp will take precedence over the Power Down Time-Stamp (see Power-Down Time-Stamp, page 22) and the HT Bit (Halt Update) will not be set during the power-down event. If both are needed, the Power Down Time-Stamp may be accomplished by writing the time into the General Purpose RAM memory space when PFO is asserted

#### **CLOCK OPERATION**

The eight byte clock register (see Table 6., page 23) is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Tenths/Hundredths of Seconds, Seconds, Minutes, and Hours are contained within the first four registers.

**Note:** A WRITE to any clock register will result in the Tenths/Hundredths of Seconds being reset to "00," and Tenths/Hundredths of Seconds cannot be written to any value other than "00."

Bits D6 and D7 of Clock Register 03h (Century/ Hours Register) contain the CENTURY Bit 0 (CB0) and CENTURY Bit 1 (CB1). Bits D0 through D2 of Register 04h contain the Day (day of week). Registers 05h, 06h, and 07h contain the Date (day of month), Month, and Years. The ninth clock register is the Control Register (this is described in the Clock Calibration section). Bit D7 of Register 01h contains the STOP Bit (ST). Setting this bit to a '1' will cause the oscillator to stop. If the device is expected to spend a significant amount of time on the shelf, the oscillator may be stopped to reduce current drain. When reset to a '0' the oscillator restarts within one second (typical).

**Note:** A WRITE to ANY location within the first eight bytes of the clock register (00h-07h), including the OFIE Bit, CLRPW0 Bit, CLRPW1 Bit, THS Bit, and so forth, will result in an update of the system clock and a reset of the divider chain. This could result in a significant corruption of the current time, especially if the HT Bit (see "Power Down Time-Stamp" section) has not been previously reset. These non-clock related bits should be written prior to setting the clock, and remain unchanged until such time as a new clock time is also written.

The eight Clock Registers may be read one byte at a time, or in a sequential block. The Control Register (Address location 08h) may be accessed independently. Provision has been made to assure that a clock update does not occur while any of the eight clock addresses are being read. If a clock address is being read, an update of the clock registers will be halted. This will prevent a transition of data during the READ.

#### **Power-Down Time-Stamp**

Upon power-up following a power failure, the Halt Update Bit (HT) will automatically be set to a '1.' This will prevent the clock from updating the TIME-KEEPER® registers, and will allow the user to read the time of the power-down event.

Note: When the HT Bit is set or a tamper event occurs, the Tenths/Hundredths of a Second Register (00h) will automatically be reset to a value of "00." All other date and time registers (01h - 07h) will retain the value last updated prior to the power-down or tamper event. The internal clock remains accurate and no time is lost as a result of the zeroing of the Tenth/Hundredths of a Second Register. When updates are resumed (due to resetting the HT Bit or TEB Bit), the correct time will be displayed.

Resetting the HT Bit to a '0' will allow the clock to update the TIMEKEEPER registers with the current time.

**Note:** If the TEB Bit is set, the Power Down Time-Stamp will be disabled, and the Tamper Event Time-Stamp will take precedence (see Tamper Detection Operation, page 21).

# TIMEKEEPER® Registers

The M41ST87Y/W offers 22 internal registers which contain Clock, Control, Alarm, Watchdog, Flag, Square Wave, and Tamper data. The Clock registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT™ TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. The internal divider (or clock) chain will be reset upon the completion of a WRITE to any clock address (00h to 07h).

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 07h). The update will resume either due to a Stop Condition or when the pointer increments to a non-clock or RAM address.

TIMEKEEPER and Alarm Registers store data in BCD format. Control, Watchdog and Square Wave Registers store data in Binary Format.

Table 6. TIMEKEEPER® Register Map

Addr				D	ata				Function/	Range
Addi	D7	D6	D5	D4	D3	D2	D1	D0	BCD Fo	rmat
00h		0.1 Seconds				0.01 Se	10s/100s Seconds	00-99		
01h	ST		10 Second	ls	Seconds					00-59
02h	OFIE		10 Minutes	S		Min	utes		Minutes	00-59
03h	CB1	CB0	10 F	lours	Н	ours (24 H	our Format)	1	Century/ Hours	0-1/ 00-23
04h	TR	THS	CLRPW1	CLRPW0	32kE		Day of Week	{	Day	01-7
05h	PFOD	0	10 [	Date		Date: Day	of Month		Date	01-31
06h	0	0	0	10M		Мо	nth		Month	01-12
07h		10	Years	•		Ye	ar		Year	00-99
08h	OUT	FT	S		(	Calibration			Control	
09h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
0Ah	AFE	SQWE	ABE	Al 10M		Alarm	Month		Al Month	01-12
0Bh	RPT4	RPT5	AI 10	Date		Alarm	Date		Al Date	01-31
0Ch	RPT3	HT	AI 10	Hour		Alarm	Hour		Al Hour	00-23
0Dh	RPT2	Al	arm 10 Min	utes		Alarm N	Minutes		Al Min	00-59
0Eh	RPT1	Alarm 10 Seconds				Alarm S	Seconds		Al Sec	00-59
0Fh	WDF	AF	0	BL	0	OF	TB1	TB2	Flags	
10h	0	0	0	0	0	0	0	0	Reserved	
11h	0	0	0	0	0	0	0	0	Reserved	
12h	0	0	0	0	0	0	0	0	Reserved	
13h	RS3	RS2	RS1	RS0	SQWOD	0	0	0	SQW	
14h	TEB1	TIE1	TCM1	TPM1	TDS1	TCHI/ TCLO1	CLR1 <sub>EXT</sub>	CLR1	Tamper1	
15h	TEB2	TIE2	TCM2	TPM2	TDS2	TCHI/ TCLO2	CLR2 <sub>EXT</sub>	CLR2	Tamper2	
16h-1Dh	ROM							Serial Number	8-Byte	
1Eh-1Fh	Reserved								2-Byte	
20h-9Fh									128 User Bytes	

Keys: 0 = Must be set to zero

32kE = 32kHz Output Enable Bit

ABE = Alarm in Battery Back-Up Mode Enable Bit

AF = Alarm flag (Read only)
AFE = Alarm Flag Enable Bit
BL = Battery Low Flag (Read only)
BMB0-BMB4 = Watchdog Multiplier Bits

CB0-CB1 = Century Bits

CLR (1 and 2) = RAM Clear Bits

CLR (1 and 2)<sub>EXT</sub> = RAM Clear External Bits CLRPW0 = RAM Clear Pulse Width 0 Bit CLRPW1 = RAM Clear Pulse Width 1 Bit

FT = Frequency Test Bit HT = Halt Update Bit

OF = Oscillator Fail Bit

OFIE = Oscillator Fail Interrupt Enable Bit

OUT = Output level

PFOD = Power-fail Output Open Drain Bit

RB0-RB1 = Watchdog Resolution Bits RPT1-RPT5 = Alarm Repeat Mode Bits

RS0-RS3 = SQW Frequency

S = Sign Bit

SQWE = Square Wave Enable

SQWOD = Square Wave Open Drain Bit

ST = Stop Bit

TB (1 and 2) = Tamper Bits (Read only)

TCHI/TCLO (1 and 2) = Tamper Current Hi/Tamper Current

Low Bits

TCM (1 and 2) = Tamper Connect Mode Bits
TDS (1 and 2) = Tamper Detect Sampling Bits

TEB (1 and 2) = Tamper Enable Bits

THS = Threshold Bit

TIE (1 and 2) = Tamper Interrupt Enable Bits TPM (1 and 2) = Tamper Polarity Mode Bits

 $\mathsf{TR} = \mathsf{t}_{\mathsf{rec}} \; \mathsf{Bit}$ 

WDS = Watchdog Steering Bit WDF = Watchdog flag (Read only)

#### Calibrating the Clock

The M41ST87Y/W is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are tested not exceed ±35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ±1.53 minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than ±2 ppm at 25°C.

The oscillation rate of crystals changes with temperature (see Figure 21., page 25). Therefore, the M41ST87Y/W design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 22., page 25. The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration Bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration Bits occupy the five lower order bits (D4-D0) in the Control Register (08h). These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would

represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M41ST87Y/W may require.

The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in Application Note AN934, "TIMEKEEP-ER® CALIBRATION." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the SQW/FT pin. The pin will toggle at 512Hz, when the Stop Bit (ST) is '0,' the Frequency Test Bit (FT) is '1,' and SQWE is '0.'

Any deviation from 512Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124Hz would indicate a +20 ppm oscillator frequency error, requiring a –10 (XX001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

If the SQWOD Bit = '1,' the SQW/FT pin is an open drain output which requires a pull-up resistor to  $V_{CC}$  for proper operation. A 500 to10k resistor is recommended in order to control the rise time. The FT Bit is cleared on power-down.





Figure 21. Crystal Accuracy Across Temperature





4

#### **Setting Alarm Clock Registers**

Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second, or repeat every year, month, day, hour, minute, or second. It can also be programmed to go off while the M41ST87Y/W is in the battery back-up to serve as a system wake-up call. Bits RPT5–RPT1 put the alarm in the repeat mode of operation. Table 7., page 26 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5–RPT1, the AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/OUT pin as shown in Figure 24., page 27. To disable alarm, write '0' to the Alarm Date Register and to RPT5–RPT1.


Note: If the address pointer is allowed to increment to the Flag Register address, an alarm con-

dition will not cause the Interrupt/Flag to occur until the address pointer is moved to a different address. It should also be noted that if the last address written is the "Alarm Seconds," the address pointer will increment to the Flag address, causing this situation to occur.

The IRQ/OUT output is cleared by a READ to the Flags Register. A subsequent READ of the Flags Register is necessary to see that the value of the Alarm Flag has been reset to '0.'

The  $\overline{\text{IRQ}}/\text{OUT}$  pin can also be activated in the battery back-up mode. The  $\overline{\text{IRQ}}/\text{OUT}$  will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE Bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M41ST87Y/W was in the deselect mode during power-up. Figure 24., page 27 illustrates the back-up mode alarm timing.

Figure 23. Alarm Interrupt Reset Waveform



**Table 7. Alarm Repeat Modes** 

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm Setting
1	1	1	1	1	Once per Second
1	1	1	1	0	Once per Minute
1	1	1	0	0	Once per Hour
1	1	0	0	0	Once per Day
1	0	0	0	0	Once per Month
0	0	0	0	0	Once per Year




Figure 24. Back-Up Mode Alarm Waveform

#### **Watchdog Timer**

The watchdog timer can be used to detect an outof-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 09h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 select the resolution, where 00=1/16 second, 01=1/4 second, 10=1 second, and 11=4 seconds. The amount of timeout is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3\*1 or 3 seconds).

**Note:** The accuracy of the timer is within  $\pm$  the selected resolution.

If the processor does not reset the timer within the specified period, the M41ST87Y/W sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset.

The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0,' the watchdog will activate the  $\overline{\text{IRQ}}/\text{OUT}$  pin when timed-out. When WDS is set to a '1,' the watchdog will output a negative pulse on the RST pin for t<sub>rec</sub>. The Watchdog register, FT, AFE, ABE and SQWE Bits will reset to a '0' at the end of a

Watchdog time-out when the WDS Bit is set to a '1.'

The watchdog timer can be reset by two methods: 1) a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI) or 2) the microprocessor can perform a WRITE of the Watchdog Register. The time-out period then starts over.

Note: The WDI pin should be tied to  $V_{\mbox{SS}}$  if not used.

In order to perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS Bit is programmed to output an interrupt, either a transition of the WDI pin, or a value of 00h needs to be written to the Watchdog Register in order to clear the IRQ/OUT pin. This will also disable the watchdog function until it is again programmed correctly. A READ of the Flags Register will reset the Watchdog Flag (Bit D7; Register 0Fh). The watchdog function is automatically disabled upon power-up and the Watchdog Register is cleared.

#### **Square Wave Output**

The M41ST87Y/W offers the user a programmable square wave function which is output on the SQW/FT pin. RS3-RS0 bits located in 13h establish the square wave output frequency. These frequencies are listed in Table 8. Once the selection of the SQW frequency has been completed, the SQW/FT pin can be turned on and off under software control with the Square Wave Enable Bit (SQWE) located in Register 0Ah.

The SQW/FT output is programmable as an N-channel, open drain output driver, or a full-CMOS

output driver. By setting the Square Wave Open Drain Bit (SQWOD) to a '1,' the output will be configured as an open drain (with I<sub>OL</sub> as specified in Table 16., page 35). When SQWOD is set to '0,' the output will be configured as full-CMOS (sink and source current as specified in Table 16., page 35).

**Note:** When configured as open drain (SQWOD = '1'), the SQW/FT pin requires an external pull-up resistor.

**Table 8. Square Wave Output Frequency** 

	Square V	Vave Bits		Square	Wave
RS3	RS2	RS1	RS0	Frequency	Units
0	0	0	0	None	_
0	0	0	1	32.768	kHz
0	0	1	0	8.192	kHz
0	0	1	1	4.096	kHz
0	1	0	0	2.048	kHz
0	1	0	1	1.024	kHz
0	1	1	0	512	Hz
0	1	1	1	256	Hz
1	0	0	0	128	Hz
1	0	0	1	64	Hz
1	0	1	0	32	Hz
1	0	1	1	16	Hz
1	1	0	0	8	Hz
1	1	0	1	4	Hz
1	1	1	0	2	Hz
1	1	1	1	1	Hz

#### Full-time 32kHz Square Wave Output

The M41ST87Y/W offers the user a special 32kHz square wave function which defaults to output on the  $F_{32k}$  pin (Pin 21) as long as  $V_{CC} \ge V_{SO}$ , and the oscillator is running (ST Bit = '0'). This function is available within one second (typ) of initial power-up and can only be disabled by setting the 32kE

Bit to '0' or the ST Bit to '1.' If not used, the  $F_{32k}$  pin should be disconnected and allowed to float.

**Note:** The  $F_{32k}$  pin is an open drain which requires an external pull-up resistor.

#### Power-on Reset


The M41ST87Y/W continuously monitors  $V_{CC}$ . When  $V_{CC}$  falls to the power fail detect trip point, the  $\overline{RST}$  pulls low (open drain) and remains low on power-up for  $t_{rec}$  after  $V_{CC}$  passes  $V_{PFD}(max)$ . The  $\overline{RST}$  pin is an open drain output and an appropriate pull-up resistor should be chosen to control rise time.

**Note:** A Power-on Reset will result in resetting the following control bits to '0': OFIE, AFE, ABE, SQWE, FT, WDS, BMB0-BMB4, RB0, RB1, TIE1, and TIE2 (see Table 12., page 32).

# Reset Inputs (RSTIN1 & RSTIN2)

The M41ST87Y/W provides two independent inputs which can generate an output reset. The function of these resets is identical to a reset generated by a power cycle. Table 9 and Figure 25 illustrate the AC reset characteristics of this function. Pulses shorter than t $_{R1}$  and t $_{R2}$  will not generate a reset condition. RSTIN1 and RSTIN2 are each internally pulled up to  $V_{CC}$  through a  $100 k\Omega$  resistor.

Figure 25. RSTIN1 & RSTIN2 Timing Waveforms



**Table 9. Reset AC Characteristics** 

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>R1</sub> <sup>(2)</sup>	RSTIN1 Low to RST Low (min pulse width)	100	200	ns
t <sub>R2</sub> <sup>(2)</sup>	RSTIN2 Low to RSTIN2 High (min pulse width)	100	200	ns
t <sub>rec</sub> (3)	RSTIN1 or RSTIN2 High to RST High	96	98 <sup>(3)</sup>	ms

Note: 1. Valid for Ambient Operating Temperature:  $T_A = -40$  to  $85^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5V or 2.7 to 3.6V (except where noted).

- 2. Pulse widths of less than 100ns will result in no RESET (for noise immunity).
- 3. Programmable (see Table 11., page 31). Same function as Power-on Reset.

#### Power-fail Comparators (1 and 2)

Two Power-Fail Inputs (PFI $_1$  and PFI $_2$ ) are compared to an internal reference voltage (1.25V). If either PFI $_1$  or PFI $_2$  is less than the power-fail threshold (V<sub>PFI</sub>), the associated Power-Fail Output (PFO $_1$  or PFO $_2$ ) will go low. This function is intended for use as an under-voltage detector to signal a failing power supply. Typically PFI $_1$  and PFI $_2$  are connected through external voltage dividers (see Figure 5., page 8) to either the unregulated DC input (if it is available) or the regulated output of the V<sub>CC</sub> regulator. The voltage divider can be set up such that the voltage at PFI $_1$  or PFI $_2$  falls below V<sub>PFI</sub> several milliseconds before the regulated V<sub>CC</sub> input to the M41ST87Y/W or the microprocessor drops below the minimum operating voltage.

During battery back-up, the power-fail comparator turns off and PFO $_1$  and PFO $_2$  go (or remain) low. This occurs after V $_{CC}$  drops below V $_{PFD}$ (min). When power returns, PFO $_1$  and PFO $_2$  are forced high, irrespective of V $_{PFI}$  for the write protect time (trec), which is the time from V $_{PFD}$ (max) until the inputs are recognized. At the end of this time, the power-fail comparator is enabled and PFO $_1$  and PFO $_2$  follow PFI $_1$  and PFI $_2$ . If the comparator is unused, PFI $_1$  or PFI $_2$  should be connected to V $_{SS}$  and the associated PFO $_1$  or PFO $_2$  left unconnected.

#### **Power-fail Outputs**

The PFO<sub>1</sub> and PFO<sub>2</sub> outputs are programmable as N-channel, open drain output drivers, or full-CMOS output drivers. By setting the Power-fail Output Open Drain Bit (PFOD) to a '1,' the output will be configured as open drain (with I<sub>OL</sub> as specified in Table 16., page 35). When PFOD is set to '0,' the outputs will be configured as full-CMOS (sink and source current as specified in Table 16., page 35).

**Note:** When configured as open drain (PFOD = '1'),  $\overline{PFO}_1$  and  $\overline{PFO}_2$  will require an external pullup resistor.

#### **Century Bits**

These two bits will increment in a binary fashion at the turn of the century, and handle leap years correctly. See Table 10., page 31 for additional explanation

### **Output Driver Pin**

When the TIE Bit, OFIE Bit, AFE Bit, and watch-dog register are not set to generate an interrupt, the IRQ/OUT pin becomes an output driver that reflects the contents of D7 of the Control Register. In other words, when D7 (OUT Bit) is a '0,' then the IRQ/OUT pin will be driven low. With the ABE Bit set to '1,' the OUT pin will continue to be driven low in battery back-up.

**Note:** The IRQ/OUT pin is an open drain which requires an external pull-up resistor.

#### **Battery Low Warning**

The M41ST87Y/W automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24 hours. The Battery Low (BL) Bit, Bit D4 of Flags Register 0Fh, will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL Bit will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 volts and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal  $V_{CC}$  is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The battery may be replaced while  $V_{CC}$  is applied to the device.

The M41ST87Y/W only monitors the battery when a nominal  $V_{CC}$  is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

# trec Bit

Bit D7 of Clock Register 04h contains the  $t_{rec}$  Bit (TR).  $t_{rec}$  refers to the automatic continuation of the deselect time after  $V_{CC}$  reaches  $V_{PFD}$ . This allows for a voltage settling time before WRITEs may again be performed to the device after a power-down condition. The  $t_{rec}$  Bit will allow the user to set the length of this deselect time as defined by Table 11., page 31.

#### **Electronic Serial Number**

The M41ST87Y/W has a unique 8-Byte lasered, serial number with parity. This serial number is "Read only" and is generated such that no two devices will contain an identical number.

#### **Oscillator Stop Detection**

If the Oscillator Fail (OF) Bit is internally set to a '1,' this indicates that the oscillator has either stopped, or was stopped for some period of time and can be used to judge the validity of the clock and date data. This bit will be set to '1' any time the oscillator stops. The following conditions can cause the OF Bit to be set:

- The first time power is applied (defaults to a '1' on power-up).
- The voltage present on V<sub>CC</sub> or battery is insufficient to support oscillation.
- The ST Bit is set to '1.'

If the Oscillator Fail Interrupt Enable Bit (OFIE) is set to a '1,' the IRQ/OUT pin will also be activated. The IRQ/OUT output is cleared by resetting the

OF Bit to '0,' resetting the OFIE Bit to '0,' or the RST output is enabled (NOT by reading the Flag Register).

The OF Bit will remain set to '1' until written to logic '0.' The oscillator must start and have run for at least 4 seconds before attempting to reset the OF Bit to '0.' This function operates both under normal power and in battery back-up. If the trigger event occurs during a power-down condition, this bit will be set correctly.

**Note:** The ABE Bit must be set to '1' for the  $\overline{IRQ}$ / OUT pin to be activated in battery back-up.

#### **Initial Power-on Defaults**

See Table 12., page 32.

**Table 10. Century Bits Examples** 

СВ0	CB1	Leap Year?	Example <sup>(1)</sup>
0	0	Yes	2000
0	1	No	2100
1	0	No	2200
1	1	No	2300

Note: 1. Leap year occurs every four years (for years evenly divisible by four), except for years evenly divisible by 100. The only exceptions are those years evenly divisible by 400 (the year 2000 was a leap year, year 2100 is not).

Table 11. trec Definitions

t <sub>rec</sub> Bit (TR)	STOP Bit (ST)	t <sub>rec</sub> -	Units	
trec Dit (TIX)	310F Bit (31)	Min	Max	Units
0	0	96	98 <sup>(1)</sup>	ms
0	1	40	200	ms
1	X	50	2000	μs

Note: 1. Default Setting

# **Table 12. Default Values**

Condition	TR	ST	OF	OFIE	HT <sup>(3)</sup>	Out	FT	AFE
Initial Power-up	0	0	1	0	1	1	0	0
Subsequent Power-up (with battery back-up) <sup>(1,2)</sup>	UC	UC	UC	0 ↑	1 ↓	UC	0 ∜	0 ↑

Condition	ABE	SQWE	SQWOD	PFOD	WATCHDOG Register <sup>(4)</sup>
Initial Power-up	0	0	1	1	0
Subsequent Power-up (with battery back-up) <sup>(1,2)</sup>	0 ↑	0 ↑	UC	UC	o 1

Condition	32kE	THS	TEB1 and 2	TCM1 and 2	TPM1 and 2	TDS1 and 2
Initial Power-up	1 <sup>(5)</sup>	0	0	0	0	0
Subsequent Power-up (with battery back-up) <sup>(1)</sup>	UC	UC	UC	UC	UC	UC

Condition	TCHI/TCLO1 and 2	CLR1 and 2	TIE1 and 2	CLRPW0	CLRPW1	CLR1 <sub>EXT</sub> and CLR2 <sub>EXT</sub>
Initial Power-up	0	0	0	0	0	0
Subsequent Power-up (with battery back-up) <sup>(1)</sup>	UC	UC	0 ↑	UC	UC	UC

Note: All other control bits are undetermined.

477

# **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 13. Absolute Maximum Ratings** 

Symbol	Parameter		Value	Unit
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)		-55 to 125	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead Solder Temperature for 10 seconds	240	°C	
V <sub>IO</sub>	Input or Output Voltage	-0.3 to V <sub>CC</sub> +0.3	V	
Vcc	Supply Voltage	M41ST87Y		V
VCC	опри уопаде	M41ST87W	-0.3 to 4.6	V
Io	Output Current		20	mA
P <sub>D</sub>	Power Dissipation		1	W

Note: 1. Reflow at peak temperature of 240°C (total thermal budget not to exceed 180°C between 90 to 150 seconds).

CAUTION: Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.

# DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 14. DC and AC Measurement Conditions** 

Parameter	M41ST87Y	M41ST87W
V <sub>CC</sub> Supply Voltage	4.5 to 5.5V	2.7 to 3.6V
Ambient Operating Temperature	–40 to 85°C	–40 to 85°C
Load Capacitance (C <sub>L</sub> )	100pF	50pF
Input Rise and Fall Times	≤ 50ns	≤ 50ns
Input Pulse Voltages	0.2 to 0.8V <sub>CC</sub>	0.2 to 0.8V <sub>CC</sub>
Input and Output Timing Ref. Voltages	0.3 to 0.7V <sub>CC</sub>	0.3 to 0.7V <sub>CC</sub>

Note: Output High Z is defined as the point where data is no longer driven.

Figure 26. AC Testing Input/Output Waveforms



Note: 50pF for M41ST87W.

Table 15. Capacitance

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		7	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance		10	pF
t <sub>LP</sub>	Low-pass filter input time constant (SDA and SCL)		50	ns

Note: 1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs are deselected.

**Table 16. DC Characteristics** 

Sym	Parameter	Test Condition <sup>(1)</sup>	N	141ST87	γΥ	M	41ST87	W	Unit
Sylli		rest Condition(1)	Min	Тур	Max	Min	Тур	Max	Oilit
I <sub>BAT</sub> <sup>(2)</sup>	Battery Current OSC ON	T <sub>A</sub> = 25°C, V <sub>C</sub> C = 0V,		500	700		500	700	nA
IBAI . ′	Battery Current OSC OFF	$V_{BAT} = 3V$		50			50		nA
Icc <sub>1</sub>	Supply Current	f = 400kHz			1.4			0.75	mΑ
I <sub>CC2</sub>	Supply Current (Standby)	SCL, SDA = V <sub>CC</sub> - 0.3V			1			0.50	mA
ILI <sup>(3)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1			±1	μΑ
ILI	Input Leakage Current (PFI)		-25	2	25	-25	2	25	nA
I <sub>LO</sub> <sup>(4)</sup>	Output Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1			±1	μA
I <sub>OUT1</sub> <sup>(5)</sup>	V <sub>OUT</sub> Current (Active)	V <sub>OUT1</sub> > V <sub>CC</sub> - 0.3V			175			100	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> Current (Battery Back-up)	$V_{OUT2} > V_{BAT} - 0.3V$			100			100	μA
V <sub>IH</sub>	Input High Voltage		0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input Low Voltage		-0.3		0.3V <sub>CC</sub>	-0.3		0.3V <sub>CC</sub>	V
$V_{BAT}$	Battery Voltage		2.5	3.0	3.5 <sup>(6)</sup>	2.5	3.0	3.5 <sup>(6)</sup>	V
V <sub>OH</sub> <sup>(7)</sup>	Output High Voltage	$I_{OH} = -1.0 \text{mA}$	2.4			2.4			V
	Pull-up Supply Voltage (Open Drain)	ĪRQ/OUT, RST, F <sub>32k</sub>			5.5			3.6	V
V <sub>OHB</sub> <sup>(8)</sup>	V <sub>OH</sub> (Battery Back- up)	$I_{OUT2} = -1.0 \mu A^{(9)}$		2.9			2.9		V
	Output Low Voltage	$I_{OL} = 3.0 \text{mA}$			0.4			0.4	V
$V_{OL}$	Output Low Voltage (Open Drain) <sup>(10)</sup>	I <sub>OL</sub> = 10mA			0.4			0.4	V
$V_{PFD}$	Power Fail Deselect	THS Bit = 0	4.20	4.35	4.50	2.55	2.62	2.70	V
VPFD	rower rail Deselect	THS Bit = 1	4.50	4.60	4.75	2.80	2.88	3.00	V
V <sub>PFI1</sub>	PFI Input Threshold	$V_{CC} = 5V(Y)$ $V_{CC} = 3V(W)$	1.225	1.250	1.275	1.225	1.250	1.275	V
	PFI Hysteresis	PFI Rising		20	70		20	70	mV
$V_{PFI2}$	PFI Input Threshold	$V_{CC} = 5V(Y)$ $V_{CC} = 3V(W)$	1.225	1.250	1.275	1.225	1.250	1.275	V
	PFI Hysteresis	PFI Rising		20	70		20	70	mV
$V_{SO}$	Battery Back-up Switchover			2.5			2.5		V
$R_{SW}$	Switch Resistance on Tamper Pin				500			500	Ω

- Note: 1. Valid for Ambient Operating Temperature:  $T_A = -40$  to  $85^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5V or 2.7 to 3.6V (except where noted).

  2. Measured with  $V_{OUT}$  and  $\overline{E}_{CON}$  open. Not including Tamper Detection Current (see Table 4., page 17).

  3.  $\overline{RSTIN1}$  and  $\overline{RSTIN2}$  internally pulled-up to  $V_{CC}$  through  $100K\Omega$  resistor. WDI internally pulled-down to  $V_{SS}$  through  $100K\Omega$  resistor.
  - 4. Outputs Deselected.

  - Outputs Deselected.
     External SRAM must match RTC SUPERVISOR chip V<sub>CC</sub> specification.
     For rechargeable back-up, V<sub>BAT</sub> (max) may be considered V<sub>CC</sub>.
     For PFO<sub>1</sub> and PFO<sub>2</sub> (if PFOD = '0'), SQW/FT (if SQWOD = '0'), and TP<sub>CLR</sub> pins (CMOS).
     Conditioned output (E<sub>CON</sub>) can only sustain CMOS leakage current in the battery back-up mode. Higher leakage currents will reduce better life. duce battery life.

  - 9. TP<sub>CLR</sub> output can source –300μA (typ) for V<sub>BAT</sub> = 2.9V. 10. For IRQ/OUT, SQW/FT (if SQWOD = '1'), PFO<sub>1</sub> and PFO<sub>2</sub> (if PFOD = '1'), RST, SDA, and F<sub>32k</sub> pins (Open Drain).




Figure 27. Power Down/Up Mode AC Waveforms

Table 17. Power Down/Up AC Characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300			μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	10			μs
t <sub>PD</sub>	EX at V <sub>IH</sub> before Power Down	0			μs
t <sub>PFD</sub>	PFI to PFO Propagation Delay		15	25	μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10			μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1			μs
t <sub>rec</sub>	Power up Deselect Time	96		98 <sup>(4)</sup>	ms

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = -40 to 85°C; V<sub>CC</sub> = 4.5 to 5.5V or 2.7 to 3.6V (except where noted).


2. V<sub>PFD</sub>(max) to V<sub>PFD</sub>(min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub>(min).

3. V<sub>PFD</sub>(min) to V<sub>SS</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

4. Programmable (see Table 11., page 31)

# PACKAGE MECHANICAL INFORMATION

Figure 28. SOX28 – 28-lead Plastic Small Outline, 300mils, Embedded Crystal Outline





Note: Drawing is not to scale.

Table 18. SOX28 – 28-lead Plastic Small Outline, 300mils, Embedded Crystal, Mechanical Data

Sumb al		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А		2.44	2.69		0.096	0.106
A1		0.15	0.31		0.006	0.012
A2		2.29	2.39		0.090	0.094
В		0.41	0.51		0.016	0.020
С		0.20	0.31		0.008	0.012
D		17.91	18.01		0.705	0.709
ddd			0.10			0.004
E		7.57	7.67		0.298	0.302
е	1.27	_	_	0.050	_	_
Н		10.16	10.52		0.400	0.414
L		0.51	0.81		0.020	0.032
α		0°	8°		0°	8°
N		28			28	

# **PART NUMBERING**





Note: 1. The SOX28 package includes an embedded 32,768Hz crystal.

TR = Tape & Reel

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

# **REVISION HISTORY**

**Table 20. Document Revision History** 

Date	Version	Revision Details
May 2002	1.0	First issue
23Apr-03	2.0	Document promoted to Preliminary Data
10-Jul-03	2.1	Update tamper information (Figure 4, 5, 14, 15, 16; Table 16, 4, 11)
11-Sep-03	2.2	Update Electrical, Charge Pump, and Clock information (Table 16; Figure 5, 19, 20)
15-Jun-04	3.0	Reformatted; added Lead-free information; updated characteristics (Figure 3; Table 1, 13, 16, 19)
7-Sep-04	4.0	Update Maximum Ratings (Table 13)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

