64 Kbit (8Kb x 8) TIMEKEEPER[®] SRAM

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT and BATTERY
- BYTEWIDE[™] RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES and SECONDS
- TYPICAL CLOCK ACCURACY of ± 1 MINUTE a MONTH, at 25°C
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (VPFD = Power-fail Deselect Voltage):
 - M48T08: $4.5V \le V_{PFD} \le 4.75V$
 - M48T18: 4.2V \leq V_{PFD} \leq 4.5V
- SOFTWARE CONTROLLED CLOCK CALIBRATION for HIGH ACCURACY APPLICATIONS
- SELF-CONTAINED BATTERY and CRYSTAL in the CAPHAT DIP PACKAGE
- PACKAGING INCLUDES a 28-LEAD SOIC and SNAPHAT[®] TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP which CONTAINS the BATTERY and CRYSTAL
- PIN and FUNCTION COMPATIBLE with DS1643 and JEDEC STANDARD 8K x 8 SRAMs

Table 1. org	nai Naines
A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
INT	Power Fail Interrupt (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	Write Enable
Vcc	Supply Voltage
V _{SS}	Ground








Figure 1. Logic Diagram




Figure 2A. DIP Pin Connections

	1	$\overline{}$	28] V _{CC}
A12 🛛 2	2		27
A7 [3	3		26 🛛 E2
A6 🛛 4	4		25 🛛 A8
A5 [] 5	5		24 🛛 A9
A4 [6	6		23 🛛 A11
A3 [7	7	M48T08	22]G
A2 [8	8	M48T18	21 🛛 A10
A1 [9	9		20 🛛 E1
A0 [1	10		19 🛛 DQ7
DQ0 [1	11		18 🛛 DQ6
DQ1 [1	12		17 🛛 DQ5
DQ2 [1	13		16 🛛 DQ4
	14		15 🛛 DQ3
		AI	01182

Figure 2B. SOIC Pin Connections

DQ0 11 18 DQ6 DQ1 12 17 DQ5 DQ2 13 16 DQ4 V _{SS} 14 15 DQ3 Al01021B
--

Table 2. Absolute Maximum Ratings ⁽¹⁾

	5		
Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C
$T_{SLD}^{(2)}$	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltages	–0.3 to 7	V
Vcc	Supply Voltage	–0.3 to 7	V
Ι _Ο	Output Current	20	mA
PD	Power Dissipation	1	W

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.
 2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).
 CAUTION: Negative undershoots below –0.3 volts are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Negative undershoots below -0.3 voits are not allowed on any pin while in the Battery Back-up

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

Table 3. Operating Modes

Mode	V _{cc}	E1	E2	G	W	DQ0-DQ7	Power
Deselect		VIH	Х	Х	х	High Z	Standby
Deselect	4.75V to 5.5V	Х	VIL	Х	х	High Z	Standby
Write	or 4.5V to 5.5V	V _{IL}	V _{IH}	Х	VIL	D _{IN}	Active
Read		VIL	VIH	VIL	VIH	Dout	Active
Read		VIL	VIH	VIH	VIH	High Z	Active
Deselect	V _{SO} to V _{PFD} (min)	Х	Х	Х	х	High Z	CMOS Standby
Deselect	$\leq V_{SO}$	Х	х	х	х	High Z	Battery Back-up Mode

Notes: 1. $X = V_{IH}$ or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage.




Figure 3. Block Diagram

DESCRIPTION

The M48T08/18 TIMEKEEPER[®] RAM is an 8K x 8 non-volatile static RAM and real time clock which is pin and functional compatible with the DS1643. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T08/18 is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHATTM houses the M48T08/18 silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that $\mbox{Output}\ \mbox{Hi-Z}$ is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 5. Capacitance (1, 2)

 $(T_A = 25 \circ C, f = 1 \text{ MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		10	pF
C _{IO} ⁽³⁾	Input / Output Capacitance	$V_{OUT} = 0V$		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V. 2. Sampled only, not 100% tested.

Outputs deselected.

Table 6. DC Characteristics $(T_A = 0 \text{ to } 70^\circ \text{C}; V_{CC} = 4.75 \text{V to } 5.5 \text{V or } 4.5 \text{V to } 5.5 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μΑ
Ilo ⁽¹⁾	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±5	μΑ
Icc	Supply Current	Outputs open		80	mA
Icc1 (2)	Supply Current (Standby) TTL	$\overline{E1} = V_{IH}, E2 = V_{IL}$		3	mA
I _{CC2} ⁽²⁾	Supply Current (Standby) CMOS	$\overline{\text{E1}} = \text{V}_{\text{CC}} - 0.2\text{V},$ $\text{E2} = \text{V}_{\text{SS}} + 0.2\text{V}$		3	mA
V _{IL} ⁽³⁾	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
v OL	Output Low Voltage (INT) (4)	I _{OL} = 0.5mA		+5 80 3 3 0.8 V _{CC} + 0.3	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		V

Notes: 1. Outputs Deselected.

2. Measured with Control Bits set as follows: R = '1'; W, ST, FT = '0'.

3. Negative spikes of -1V allowed for up to 10ns once per Cycle.

4. The INT pin is Open Drain.

Table 7. Power Down/Up Trip Points DC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
V _{PFD}	Power-fail Deselect Voltage (M48T08)	4.5	4.6	4.75	V
Vpfd	Power-fail Deselect Voltage (M48T18)	4.2	4.3	4.5	V
V _{SO}	Battery Back-up Switchover Voltage		3.0		V
t _{DR} ⁽²⁾	Expected Data Retention Time	10			YEARS

Notes: 1. All voltages referenced to V_{SS} .

2. At 25°C

DESCRIPTION (cont'd)

The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28 lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".

As Figure 3 shows, the static memory array and the quartz controlled clock oscillator of the M48T08/18 are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh.




Table 8. Power Down/Up Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Max	Unit
t _{PD}	$\overline{E1}$ or \overline{W} at V _{IH} or E2 at V _{IL} before Power Down	0		μs
$t_{F}^{(1)}$	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time	300		μs
t _{FB} ⁽²⁾	V_{PFD} (min) to V_{SO} V_{CC} Fall Time	10		μs
t _R	$V_{\text{PFD}}(\text{min})$ to V_{PFD} (max) V_{CC} Rise Time	0		μs
t _{RB}	V_{SO} to V_{PFD} (min) V_{CC} Rise Time	1		μs
t _{REC}	$\overline{E1}$ or \overline{W} at V_{IH} or E2 at V_{IL} after Power Up	1		ms
t _{PFX}	INT Low to Auto Deselect	10	40	μs
t _{PFH} ⁽³⁾	V _{PFD} (max) to INT High		120	μs

Notes: 1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200 µs after V_{CC} passes V_{PFD} (min). 2. V_{PFD} (min) to V_{SO} fall time of less than t_{FB} may cause corruption of RAM data. 3. INT may go high anytime after V_{CC} exceeds V_{PFD} (min) and is guaranteed to go high t_{PFH} after V_{CC} exceeds V_{PFD} (max).

Figure 5. Power Down/Up Mode AC Waveforms



Note: Inputs may or may not be recognized at this time. Caution should be taken to keep E1 high or E2 low as V_{CC} rises past V_{PFD}(min). Some systems may perform inadvertent write cycles after V_{CC} rises above V_{PFD}(min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system clock is running.


/

Table 9. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

			M48T08	/ M48T18		
Symbol	Parameter	-1	00	-1	50	Unit
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time	100		150		ns
t _{AVQV}	Address Valid to Output Valid		100		150	ns
t _{E1LQV}	Chip Enable 1 Low to Output Valid		100		150	ns
t _{E2HQV}	Chip Enable 2 High to Output Valid		100		150	ns
t _{GLQV}	Output Enable Low to Output Valid		50		75	ns
t _{E1LQX}	Chip Enable 1 Low to Output Transition	10		10		ns
t _{E2HQX}	Chip Enable 2 High to Output Transition	10		10		ns
t _{GLQX}	Output Enable Low to Output Transition	5		5		ns
t _{E1HQZ}	Chip Enable 1 High to Output Hi-Z		50		75	ns
t _{E2LQZ}	Chip Enable 2 Low to Output Hi-Z		50		75	ns
t _{GHQZ}	Output Enable High to Output Hi-Z		40		60	ns
t _{AXQX}	Address Transition to Output Transition	5		5		ns

Figure 6. Read Mode AC Waveforms




Note: Write Enable (\overline{W}) = High.

			M48T08	/ M48T18		
Symbol	Parameter	-1	00	-1	50	Unit
		Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time	100		150		ns
t _{AVWL}	Address Valid to Write Enable Low	0		0		ns
t _{AVE1L}	Address Valid to Chip Enable 1 Low	0		0		ns
t _{AVE2H}	Address Valid to Chip Enable 2 High	0		0		ns
t _{WLWH}	Write Enable Pulse Width	80		100		ns
t _{E1LE1H}	Chip Enable 1 Low to Chip Enable 1 High	80		130		ns
t _{E2HE2L}	Chip Enable 2 High to Chip Enable 2 Low	80		130		ns
t _{WHAX}	Write Enable High to Address Transition	10		10		ns
t _{E1HAX}	Chip Enable 1 High to Address Transition	10		10		ns
t _{E2LAX}	Chip Enable 2 Low to Address Transition	10		10		ns
t _{DVWH}	Input Valid to Write Enable High	50		70		ns
t _{DVE1H}	Input Valid to Chip Enable 1 High	50		70		ns
t _{DVE2L}	Input Valid to Chip Enable 2 Low	50		70		ns
t _{WHDX}	Write Enable High to Input Transition	5		5		ns
t _{E1HDX}	Chip Enable 1 High to Input Transition	5		5		ns
t _{E2LDX}	Chip Enable 2 Low to Input Transition	5		5		ns
t _{WLQZ}	Write Enable Low to Output Hi-Z		50		70	ns
tavwh	Address Valid to Write Enable High	80		130		ns
t _{AVE1H}	Address Valid to Chip Enable 1 High	80		130		ns
t _{AVE2L}	Address Valid to Chip Enable 2 Low	80		130		ns
t _{WHQX}	Write Enable High to Output Transition	10		10		ns

Table 10. Write Mode AC Characteristics (T_A = 0 to 70°C; V_{CC} = 4.75V to 5.5V or 4.5V to 5.5V)

DESCRIPTION (cont'd)

The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT[™] read/write memory cells. The M48T08/18 includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.







Figure 8. Chip Enable Controlled, Write AC Waveforms



DESCRIPTION (cont'd)

The M48T08/18 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

READ MODE

The M48T08/18 is in the Read Mode whenever \overline{W} (Write Enable) is high, $\overline{E1}$ (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 Address Inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t_{AVQV}) after the last address input signal is stable, providing that the $\overline{E1}$, $\overline{E2}$, and \overline{G} access times are also satisfied. If the $\overline{E1}$, $\overline{E2}$ and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access times (t_{E1LQV}) or t_{E2HQV}) or Output Enable Access time (t_{GLQV}).

Table 11. Register Map

The state of the eight three-state Data I/O signals is controlled by $\overline{E1}$, E2 and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while $\overline{E1}$, E2 and \overline{G} remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next Address Access.

WRITE MODE

The M48T08/18 is in the Write Mode whenever \overline{W} , E1, and E2 are active. The start of a write is referenced from the latter occurring falling edge of \overline{W} or $\overline{E1}$, or the rising edge of $\overline{E2}$. A write is terminated by the earlier rising edge of \overline{W} or $\overline{E1}$, or the falling edge of E2. The addresses must be held valid throughout the cycle. E1 or W must return high or E2 low for a minimum of tE1HAX or tE2LAX from Chip Enable or tWHAX from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVWH} prior to the end of write and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E1}$ and \overline{G} and a high on E2, a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

Address	Data							Function/Range		
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format	
1FFFh		10 Y	'ears			Ye	ear		Year	00-99
1FFEh	0	0	0	10 M.		Мо	nth		Month	01-12
1FFDh	0	0	10 [Date		Da	ate		Date	01-31
1FFCh	0	FT	0	0	0		Day		Day	01-07
1FFBh	0	0	10 H	lours		Но	urs		Hour	00-23
1FFAh	0	1	10 Minute	S		Min	utes		Minutes	00-59
1FF9h	ST	1	0 Second	ls	Seconds		Seconds Seconds		Seconds	00-59
1FF8h	W	R	S		(Calibratio	n		Control	

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit (Set to '0' for normal clock operation)

R = READ Bit

W = WRITE Bit ST = STOP Bit

0 = Must be set to '0'

DATA RETENTION MODE

With valid V_{CC} applied, the M48T08/18 operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD}(max), V_{PFD}(min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note: A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $V_{PFD}(min)$, the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than tF. The M48T08/18 may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC}. Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T08/18 for an accumulated period of at least 10 years when V_{CC} is less than V_{SO}. As system power returns and V_{CC} rises above V_{SO}, the battery is disconnected, and the power supply is switched to external V_{CC}.

Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{REC} (min). E1 should be kept high or E2 low as V_{CC} rises past V_{PFD}(min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume t_{REC} after V_{CC} exceeds V_{PFD}(max).

For more information on Battery Storage Life refer to the Applicatio Noyte ANxxx.

POWER FAIL INTERRUPT PIN


The M48T08/18 continuously monitors V_{CC}. When V_{CC} falls to the power-fail detect trip point, an interrupt is immediately generated. An internal clock provides a delay of between 10 μ s and 40 μ s before automatically deselecting the M48T08/18. The INT pin is an open drain output and requires an external pull up resistor, even if the interrupt output function is not being used.

SYSTEM BATTERY LIFE

The useful life of the battery in the M48T08/18 is expected to ultimately come to an end for one of two reasons: either because it has been discharged while providing current to the RAM and clock in the battery back-up mode, or because the effects of aging render the cell useless before it can

Á7/





actually be completely discharged. The two effects are virtually unrelated, allowing discharge or Capacity Consumption, and the effects of aging or Storage Life, to be treated as two independent but simultaneous mechanisms. The earlier occurring failure mechanism defines the battery system life of the M48T08/18.

Cell Storage Life

Storage life is primarily a function of temperature. Figure 9 illustrates the approximate storage life of the M48T08/18 battery over temperature. The results in Figure 9 are derived from temperature accelerated life test studies performed at SGS-THOMSON. For the purpose of the testing, a cell failure is defined as the inability of a cell stabilized at 25°C to produce a 2.4V closed circuit voltage across a 250 k Ω load resistor. The two lines, t_{1%} and t50%, represent different failure rate distributions for the cell's storage life. At 70°C, for example, the $t_{1\%}$ line indicates that an M48T08/18 has a 1% chance of having a battery failure 11 years into its life while the t50% shows the part has a 50% chance of failure at the 20 year mark. The t_{1%} line represents the practical onset of wear out and can be considered the worst case Storage Life for the cell. The t_{50%} can be considered the normal or average life.

Calculating Storage Life

The following formula can be used to predict storage life:

[(TA1/TT)/SL1]+[(TA2/TT)/SL2]+...+[(TAN/TT)/SLN]]
where.

- TA1, TA2, TAN = time at ambient temperature 1, 2, etc.
- TT = total time = TA1+TA2+...+TAN
- SL1, SL2, SLN = storage life at temperature 1, 2, etc.

For example, an M48T08/18 is exposed to temperatures of 55° C or less for 8322 hrs/yr, and temperatures greater than 60° C but less than 70° C for the remaining 438 hrs/yr. Reading predicted t_{1%} values from Figure 9,

- SL1 = 41 yrs, SL2 = 11.4 yrs
- TT = 8760 hrs/yr
- TA1 = 8322 hrs/yr, TA2 = 438 hrs/yr

Predicted storage life \geq

or 36 years.

Cell Capacity Life

The M48T08/18 internal cell has a rated capacity of 50mAh. The device places a nominal RAM and TIMEKEEPER load of less than 520nA on the

battery at room temperature. At this rate, the capacity consumption life is 50E-3/520E-9 = 96,153 hours or about 11 years. Capacity consumption life can be extended by applying V_{CC} or turning off the clock oscillator prior to system power down.

Calculating Capacity Life

The RAM and TIMEKEEPER load remains relatively constant over the operating temperature range. Thus, worst case cell capacity life is essentially a function of one variable, V_{CC} duty cycle. For example, if the oscillator runs 100% of the time with V_{CC} applied 60% of the time, the capacity consumption life is 10/(1-0.6), or 25 years.

Estimated System Life

Since either storage life or capacity consumption can end the battery's life, the system life is marked by which ever occurs first. In the above example, this would be 25 years.

Reference for System Life

Each M48T08/18 is marked with a nine digit manufacturing date code in the form of H99XXYYZZ. For example, H995B9431 is:

H = fabricated in Carrollton, TX

- 9 = assembled in Muar, Malaysia,
- 9 = tested in Muar, Malaysia,

5B = lot designator,

9431 = assembled in the year 1994, work week 31.

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, the seventh bit in the control register. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0'.

Setting the Clock

The eighth bit of the control register is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (on Table 11).

Setting the Clock (cont'd)

Resetting the WRITE bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in Table 11 must be written to '0' to allow for normal TIMEKEEPER and RAM operation.

See the Application Note AN923 "TIMEKEEPER rolling into the 21st century" for information on Century Rollover.

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T08/18 is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T08/18 oscillator starts within 1 second.

Calibrating the Clock

The M48T08/18 is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. A typical M48T08/18 is accurate within ± 1 minute per month at 25°C without calibration. The devices are tested not to exceed ± 35 PPM (parts per million) oscillator frequency error at 25°C, which equates to about ± 1.53 minutes per month.

The oscillation rate of any crystal changes with temperature. Figure 11 shows the frequency error that can be expected at various temperatures. Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T08/18 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 10. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five bit Calibration byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration byte occupies the five lower order bits in the Control register. This byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles; that is +4.068 or -2.034 PPM of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or - 5.35 seconds per month which corresponds to a total range of +5.5 or - 2.75 minutes per month.

Á7/




Figure 10. Clock Calibration


Two methods are available for ascertaining how much calibration a given M48T08/18 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration byte. The utility could even be menu driven and made foolproof.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day Register, is set to a '1', and the oscillator is running at 32,768 Hz, the LSB (DQ0) of the Seconds Register will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator


frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 PPM oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency. The device must be selected and addresses must stable at Address 1FF9h when reading the 512 Hz on DQ0.

The FT bit must be set using the same method used to set the clock, using the Write bit. The LSB of the Seconds Register is monitored by holding the M48T08/18 in an extended read of the Seconds Register, without having the Read bit set. The FT bit MUST be reset to '0' for normal clock operations to resume.

For more information on calibration, see the Application Note AN924 "TIMEKEEPER Calibration".




٤٦/



POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\mu F$ (as shown in Figure 12) is recommended in order to provide the needed filtering.


In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.



A7

Figure 12. Supply Voltage Protection

ORDERING INFORMATION SCHEME




Notes: 1. The M48T08 part is offered with the PCDIP28 (i.e. CAPHAT) package only. 2. The SOIC package (SOH28) requires the battery/crystal package (SNAPHAT) which is ordered separately under the part number "M4T28-BR12SH1" in plastic tube or "M4T28-BR12SH1TR" in Tape & Reel form.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

Caution: Do not place the SNAPHAT battery/crystal package "M4T18-BR12SH1" in conductive foam since this will drain the lithium button-cell battery.

Symb		mm		inches				
	Тур	Min	Max	Тур	Min	Max		
А		8.89	9.65		0.350	0.380		
A1		0.38	0.76		0.015	0.030		
A2		8.38	8.89		0.330	0.350		
В		0.38	0.53		0.015	0.021		
B1		1.14	1.78		0.045	0.070		
С		0.20	0.31		0.008	0.012		
D		39.37	39.88		1.550	1.570		
E		17.83	18.34		0.702	0.722		
e1		2.29	2.79		0.090	0.110		
e3		29.72	36.32		1.170	1.430		
eA		15.24	16.00		0.600	0.630		
L		3.05	3.81		0.120	0.150		
Ν		28			28			






Drawing is not to scale.

A7/

Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	-	_	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
Ν		28			28		
СР			0.10			0.004	






Drawing is not to scale.

Symb -		mm		inches			
	Тур	Min	Max	Тур	Min	Мах	
А			9.78			0.385	
A1		6.73	7.24		0.265	0.285	
A2		6.48	6.99		0.255	0.275	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		14.22	14.99		0.560	0.590	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	

SH - SNAPHAT Housing for 28 lead Plastic Small Outline



Drawing is not to scale.

A7/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 1999 STMicroelectronics - All Rights Reserved

® TIMEKEEPER and SNAPHAT are registered trademarks of STMicroelectronics

™ CAPHAT, BYTEWIDE and BiPORT are trademarks of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

