

[查询M50436供应商](#)

[捷多邦, 专业PCB打样工厂, 24小时加急出货](#)

Pin	Name	Input/Output	Functions	Internal reset state	Pin structure
V _{DD}	Supply voltage		Power supply inputs 5V±10% to V _{DD} , and 0V to V _{SS} .		
V _{SS}					
OSC IN	Input for oscillating circuit	Input	These are I/O pins of internal clock oscillating circuit. Depending on the reference signal, connect either a quartz crystal resonator (4MHz) and capacitors to these pins.		
OSC OUT	Output for oscillating circuit	Output			
F ₀ ~F ₉	Port F	Output	This port outputs data from the register A.	"L"	CMOS output
J ₀ ~J ₉	Port J	Output	This port outputs data from the register A.	"H"	CMOS output
K ₀ ~K ₉	Port K	Output	This port outputs data from the register A.	"H"	N-channel open-drain high-voltage output (12V)
H ₀ ~H ₉	Port H	Output	① This port outputs data from the register A. ② This port can be connected to LED directly.	"H"	N-channel open-drain high-voltage output (12V)
M ₀ ~M ₉	Port M	Output	This port outputs data from the lower 3 bits of the register A.	"H"	N-channel open-drain high-voltage output (12V)
E ₀ ~E ₉	Port E	Input	External applied signals level is read into the register A.		Built-in pull-up resistor (option)
G ₀ ~G ₉	Port G	Output	① This port outputs data from the register A.	"H"	Built-in pull-up resistor (option)
L ₀ ~L ₉	Port L	Output	① This port outputs data from the register A.	"H"	Built-in pull-up resistor (option)
		Input	② External applied signals level is read into the register A. ③ L ₀ can be used as an input pin for the HS counter.		
D	Port D	Output	① This port outputs data from the most significant bit of the register A.	Input state	CMOS tri-state I/O
		Input	② External applied signals level is read into the carry flag.		
A-D	Comparative voltage input	Input	This pin is comparative voltage input for the 8-bit A-D converter.		
TEST	Input for test	Input	This is usually connected to V _{SS} and supply "L" (0V).		

PIN DESCRIPTION



RESET	Reset input	Input	If a "L" (0V) input is applied, the reset state is entered. If the input is change from "L" to "H", the internal reset continues for at least 3 machine cycles. For normal use, apply a "H" input. Also, when the power is initially applied, an external circuit is required for reset.	Built-in pull-up resistor (option) and hysteresis characteristics exist.
D-A	14-bit PWM output	Output	① According to the 14-bit digital information, the PWM signal is output. The repeated frequency is 122Hz, and the minimum pulse width is 500ns. And, the input polarity can be changed by selecting the option. ② This pin can be used as an 1-bit output port.	CMOS output
VDP₀ VDP₁ VDP₂	7-bit PWM output	Output	① According to the 7-bit latched data, the PWM signal (which has 65 levels) are output. The frequency is 1kHz, and the minimum pulse width is 15ns. And, the input polarity can be changed by selecting the option. ② This pin can be used as 1-bit output port.	N-channel VDP _n is not active state, the open-drain high-voltage output (12V) the data is input into D-A latch.
INT	Interrupt input	Input	This pin used when an external interrupt is applied to the CPU.	Built-in pull-up resistor (option)
Hyync	Horizontal synchronizing signal input for display	Input	This is the horizontal synchronizing signal input pin for TV applications. The input polarity can be changed by selecting an option.	
Vsync	Vertical synchronizing signal input for display	Input	This is the vertical synchronizing signal input pin for TV applications. The input polarity can be changed by selecting an option.	
OSC1	Oscillator input for display	Input	A display clock can be obtained by connecting a variable resistor (described later) and a capacitor, or both a coil and capacitors, between these pins.	
OSC2	Oscillator output for display	Output		CMOS output
R, G, B	R, G, B output	Output	These pins control the color display data. The output polarity can be changed by selecting an option.	Not an active state.
OUT	OUT output	Output	This is a logical OR output for the R, G, B pins. The output polarity can be changed by selecting an option.	Not an active state.

BASIC-FUNCTION BLOKS
14-BIT PWM OUTPUT

(1) D-A port

The 14-bit PWM output port (D-A) outputs the pulse width modulated (PWM) signals. It can also be used as a tuning-voltage output port.
As shown in Figure 1, the D-A port has a 14-bit D-A latch and a 15-bit D-A latch. Altogether, the 15-bits of data (addresses M(0,0), M(0,1), M(0,2), and except

for the most significant bit of address M(0,3)) are transferred to the D-A latch by the DATA instruction. According to the lower 14-bit digital information, the pulse width modulated signals are output from the D-A port. By performing D-A conversion on these output rectangular waves (via the integration circuit), a tuning voltage can be generated.
And, the D-A port can be used as a 1-bit output by controlling the upper 1-bit.




Fig.1 RAM, D-A latch, 14-bit PWM, and D-A port

(2) D-A port output signals

The periodic interval (T_0 , about 122 Hz) can be divided into 2^{14} minimum pulse widths (t_0 , 500ns), and the pulse width can be modulated by that t_0 unit depending on the 14-bit data.
Also, by creating a small periodic interval (T_s , about 7.6kHz with $64T_s = T_0$), which is 256 times t_0 , pulses of almost equal width can be output with a period of T_s .
 T_m ($m = 1 \sim 64$), defined as the signal duration in 64 small intervals, is determined as follows: First, the 14-bit data is split into two parts: the lower 6 bits and the upper 8 bits. When the number designated by the lower 6 bits reaches 64, it is moved up one place. So $T_m = (1 \sim 64) \times t_0$ in the 64 small intervals. Furthermore, as many t_0 's as are indicated by the lower 6 bits are added one by one in the 64 small intervals. The relationship between this lower 6-bit data and T_m is shown in Table 1.

The 64 cases from 000000 to 111111 can be expressed by the seven combinations shown in the Table 1. Also, by combining the upper 8 bits, 2^{14} sets from 00000000000000 to 1111111111111111 can be expressed.
If the upper 8 bits of the 14-bit are 00000011, and the lower 6 bits are 000101, (for example, T_0 , T_{24} , T_{32} , T_{40} , and $T_{56} = 4t_0$) and all the other T_m 's become "L" during 3 t_0 . Figure 2 shows this example.

Lower 6-bit data	Interval longer (by t_0) than other T_m 's ($m=1 \sim 64$)
0 0 0 0 0 0	None
0 0 0 0 0 1	$m=32$
0 0 0 0 1 0	$m=16, 48$
0 0 0 1 0 0	$m=8, 24, 40, 56$
0 0 1 0 0 0	$m=4, 12, 20, 28, 36, 44, 52, 60$
0 1 0 0 0 0	$m=2, 6, 10, \dots, 58, 62$
1 0 0 0 0 0	$m=1, 3, 5, \dots, 61, 63$

Table 1. Relationship between the Lower 6-bit Data and T_m




Fig 2 Output Waveform from Port D-A

Table 2. Relationship between the 7-bit Data and the Output Waveform from Port VDP

7-bit data	m (m=1-64) is become "H" in the period T (=64T)
0 0 0 0 0 0 0	None (all "L")
0 0 0 0 0 0 1	m=32
0 0 0 0 0 1 0	m=16, 48
0 0 0 0 1 0 0	m=8, 24, 40, 56
0 0 0 1 0 0 0	m=4, 12, 20, 28, 36, 44, 52, 60
0 0 1 0 0 0 0	m=2, 6, 10, 58, 62
0 1 0 0 0 0 0	m=1, 3, 5, 61, 63
1 X X X X X X	m=1-64 (all "H")

INTERRUPT

(1) IF flag

The IF (Interrupt Flag) consists of four bits. ED1 sets the polarity of the input signal input to the INT pin. ED2 selects two kinds of reference clocks that determine the pulse interval of the input signal to the INT pin. EDF is a bit indicating the EI/DI state A "0" inhibits the interrupt, while a "1" allows the interrupt. The EI/DI state is set by the EI or DI instruction. INTF is a bit indicating the presence or absence of an external interrupt input. This bit is set to "1" when an external interrupt occurs. When in the EI state and an interrupt is accepted, the INTF signal is cleared and set to "0". The EDF signal is automatically set to "0". The data of the lower two bits of the IF flag is moved from register A by the TIFA instruction and the IF flag is read and transferred to register A by the TAIF instruction.

Thus, those duration times of T_m 's (or the level in each small interval) can coincide or become almost equal with at most t_0 difference. This periodic time of the small interval (T_s , about 7.8KHz) approximates the repeated frequency. After the RAM data at the specific address is set, the output pin status will still be unstable until the DATA instruction is executed.

7-BIT PWM OUTPUT

(1) VDP port

The 7-bit PWM output port (VDP) is used to output the pulse width modulated (PWM) signals. It can also be used as an output port for various analog data control by using lowpass filter. A 7-bit analog latch is connected through PWM block to the VDP port. The lower 3 bits of register B and the 4-bit data of register A are transferred to the analog latch by the VDP₀₋₂ instructions. According to this 7-bit digital information, the pulse width modulated signals (changeable to 64 levels) are output from the VDP port thus allowing various analog data to be controlled. (2) Output waveform from the VDP port According to the 7-bit analog latch data, the VDP port outputs pulses, whose widths have been modulated by every minimum pulse width (t) ($16\mu s$), in every periodic time interval (T) (about 1KHz of repeated frequency). T can be divided into 64 sets of t . An example of this is shown in Table 2. Thus, Pulse-width-modulated signals from 0000000 to 1XXXXXX can be obtained. When the VDP port output needs to be changed, enter the corresponding data of the desired pulse width output into register A and B. Then transfer this data to the analog latch using the VDP₀₋₂ instructions.

Table 3. Structure of IF Flag

Flag	Data	Description
ED1	0	Interrupt occurs at falling edge of INT pin
(bit 0)	1	Interrupt occurs at rising edge of INT pin
ED2	0	Select 64μs standard clock
(bit 1)	1	Select 128μs standard clock
EDF	0	External interrupt is disabled
(bit 2)	1	External interrupt is enabled
INTF	0	Indicate no existence of interrupt request
(bit 3)	1	Indicate existence of interrupt request

the EI/DI flag is "0", the interrupt request is disabled. At this time, so INTF flag is set, an interrupt is accepted as soon as EI/DI flag is set to "1".

(3) Interrupt control circuit

The interrupt control circuit, shown in Figure 5, is composed of the INTF/F (Interrupt flag) and EI/DI flag. The interrupt request signal (INT) described above, is input to INTF/F. This signal acknowledge the existence of an input. When an interrupt is accepted and jumping to the interrupt processing routine is executed, the INTF/F is automatically reset.

The logical product of outputs (from INTF/F and EI/DI flag) produces an interrupt signal (INT). Once an interrupt is accepted, the program execution automatically jump to address 3, and the next program address to be executed is pushed on the stack register. The DI state is then automatically set. At reset, the EI/DI flag enters the DI state, INTF/F enters the reset state, and no other interrupt can be accepted.

(2) Acceptance of an interrupt

Recognition of an interrupt is made by sensing the pulse edge. About 68μs~128μs (changeable to 136μs to 256μs by the ED2 flag) after the signal applied to the INT pin drops, the signal can be recognized as an interrupt. The interrupt request signal (INT) is then generated to set the interrupt flag (INTF/F). Whether this interrupt is accepted or not depends upon the condition of EI/DI flag. If the EI/DI flag is set to "1", an interrupt request can be accepted. On the other hand, if

REGISTER 1


Register 1 is a 3-bit read-only register which stores bit data and word-end data of the interrupt request signals. It also stores the input status of the INT terminal.

The INT input circuit includes a counter which checks the interval between interrupts. When using remote control, this signal can be input to the INT pin.

There are two sets of standard clocks to measure the INT pin pulse intervals: one with a 64μs cycle, and one with a 128μs cycle. Those clocks can be switched using the ED2.

By using one of these clocks, the following two decisions can be made: a bit judgement (bit data), expressed as a "1" or "0", indicating whether the pulse interrupt (between the falling or rising edges of the input signals) is longer or

Fig. 3 Interrupt Control Circuit



shorter than the standard interval (about 1.5μs), respectively. The other is a word decision (word-end) which determines whether one word has been reached. This is done by comparing the pulse interval with the standard time interval of about 3.2ms. If using the 128μs cycle clock, both the time interval described above and that described in "Interval" needs to be doubled (See Table 4).

The bit data described above is stored in bit 0 of register 1. If the pulse interval is shorter than the standard time interval, this bit is set to "0". Otherwise, it is set to "1". The word decision data is stored in bit 1 also. Bit 2 of register 1 stores the input status of the INT pin.

The entire data of register 1 can be read into register A by executing the TAI instruction. Refer to Figure 4.

Table 4. Judgment of Bit Data, Word-end (at 4MHz frequency)

Word	Bit	Clock period	Pulse interval (Tp)
0	0	Standard time (fast)	$T_p < 1.54ms \pm 64\mu s$
1	0	Standard time (slow)	$(1.54ms \pm 64\mu s) \leq T_p < 3.2ms \pm 64\mu s$
1	1		$(3.2ms \pm 64\mu s) \leq T_p$
0	0		$T_p < 3.07ms \pm 128\mu s$
0	0		$(3.07ms \pm 128\mu s) \leq T_p < 6.4ms \pm 128\mu s$
1	1		$(6.4ms \pm 128\mu s) \leq T_p$




Fig. 4 Structure of Register I

The HS counter is composed of a 5-bit counter which inputs signals from L₀ of port L and a latch which stores the upper 4 bits of the counter (refer to Figure 5). Using this counter, the existence of video signals can be determined. The counter is first reset and then begins counting for a period about 1.02ms (255 machine cycles) the number of pulses entered at L₀. It stores this count in the latch during the next 0.004ms (1 machine cycle). Then, after it is reset, it again starts counting the pulses in-put to L₀. If the number of pulses entered into L₀ exceeded 32, the counter value becomes "0". While the counter data is being transferred into the latch and the counter being re-set, the pulse input to L₀ is disabled.

A-D CONVERTER AND REGISTER R

The A-D converter is composed of a 3-bit D-A converter and a comparator. Data is placed in the D-A converter through register R in such a way that the lower 3 bits of register A are transferred to register R by the TRA instruction. After that, the D-A reference voltage (Vref) is set. When the TACM instruction is executed the Vref data, compared with the comparative voltage of the A-D port, is transferred to the least significant bit of register A.

Fig. 5 Structure of HS counter





Fig. 6 Structure of A-D Converter



CRT DISPLAY

The M50436-XXXXSP is capable of screen display and can directly control the screen display by executing the appropriate instructions.

(1) Number of display characters
 These are two display blocks, each block being 1 line by 16 characters.

As shown in Table 7, the 4-th bit of the CRT control (CC) register allows the 1 line by 16-character mode. Also shown in the table 7, the on/off of the display of each block can be controlled separately by the CC register.

Data is transferred from register A to register CC by executing the TCCA instruction.

Table 7. Control Mode of Register CC

Bit	Data	Functions
0	0	All display OFF
	1	All display ON
1	0	Block 1 display OFF
	1	Block 1 display ON
2	0	Block 2 display OFF
	1	Block 2 display ON
3	0	Block 3 display OFF
	1	Block 3 display ON

If reset, all the bits of register CC are set to "0".

- (2) Timer latch
 This is an 8-bit latch. The contents of register A are moved into the lower 4 bits of the timer latch by the execution of the TLLA instruction, and into the upper 4 bits of the event latch by the TLHA instruction.
- (3) Timer counter
 The clock input to the L₁ pin or the internal clock (selected by EVC) is counted down. When the count reaches zero, the timer flip-flop (TIMF/F) is set, and the contents of the timer latch are reloaded into the timer counter.
- (4) Timer flip-flop (TIMF/F)
 When the contents of the timer counter reaches zero, the timer flip flop is set, and then reset, after the flip flop contents are moved into the A register by the TAEV instruction.

Table 6. Event Counter Control Register (EVC)

Control Register	Description		
	3	2	1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	1	0
1	1	0	0
1	1	1	0
1	1	1	1

Not select internal clock and the contents of counter are indefinite
 Select the 8.192ms internal clock
 Not select internal clock, and the contents of counter are indefinite
 Not select internal clock after reinitializing the counter
 Select the 8.192ms internal clock
 Stop the counter
 Select the 8.192ms internal clock
 Not select internal clock and the contents of counter are indefinite




Fig. 8. Unit of the Character Layout

(2) Character layout
 A displayed character consists of a matrix of 6x7 dots. If a one-dot space is allowed between adjacent characters (in the horizontal direction), one character will be displayed from 5x7 dots.
 Also, within the 5x7 dot matrix, is rounding feature of 4 X6 dots which can be shifted by half a dot. This is to enable the display of a smooth character pattern. Refer to Figure 8.
 For Kanji character display, a 12x14 dot display can be enabled by specifying block 1 and block 2 of vertically adjacent positions.
 Refer to Figure 9.




Fig.9 Character Layout for Kanji

(3) Display characters

Sixty four sets of character patterns, including those with the rounding feature, can be given in the character ROM. Table 8 shows the displayed characters.

Table 8. Display Characters

Blank	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Blank	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Blank	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Blank	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

One character portion of the display memory is composed of a 2-bit color specification and a 6-bit character code which corresponds to each character shown in Table 8. Figure 10 shows the structure of display memory.





Fig.10 Structure of Display Memory

(4) Color designation

The display colors are determined by selecting color registers 0 to 3 which are pointed by the two bits of color display memory. Since there are only four kinds of color registers that can be specified by two bits, only four colors can be specified at a time. The R, G, B output enables seven different colors. The color registers are set from register A data by the TCnA (n=0~3) instruction. This is shown in Figure 11.

Fig.11 Setting of Color register



A color designation bit (R, G, and B) outputs nothing if it is "0" but becomes an active output if it is "1". If all bits for the R, G, and B are set to "0", nothing is output even through the character code is specified. Table 9 shows the correspondence between the color-designated bit data and actual output colors. The OUT pin is the logical sum output of the R, G, and B pins and can be used as a background color cut off when characters are output. A set of three pins, R, G, and B, and the output polarity of the OUT pin can be specified when the ROM code is determined.

Table 9. Color Specification Bits and Output Colors

Color	R	G	B	Color specification bit
	0	0	0	
—	0	0	1	
Blue	0	1	0	
Green	0	1	1	
Cyan	1	0	0	
Red	1	0	1	
Magenta	1	1	0	
Yellow	1	1	1	
White	1	1	1	

(5) Display location
 Block 1 can select 64 levels of display location both in horizontal and vertical directions. The horizontal direction of block 2 and block 3 are the same location as block 1, and only the vertical location of block 2 and block 3 can be selected from the 64 levels of the display location, starting from the end location of block 1, and block 2, respectively.
 Figure 12 shows the display locations of blocks 1, 2 and 3 on the screen.




Fig.12 Display Locations of Block 1,2 and 3 on the CRT Screen

The size of one level is 4Tc (Tc: Display oscillation frequency) in the horizontal direction, and 4 scan lines in the vertical direction.

(6) Display character size
 Four sets of display character sizes can be selected. The display character size can be set when the upper 2 bits of register C are transferred (as character size data) to the character size register by executing the TV4A instruction. The relationship between the upper 2 bits of register C and the character size display are shown in Table 10.

Table 10. Upper 2 bits of Register C and Display Character Size

Register C	Display character size (display oscillation frequency cycle)	Horizontal direction (number of screen lines)	Vertical direction (number of screen lines)
C ₂ C ₁	2Tc	2	2
0 0	4Tc	4	4
0 1	6Tc	6	6
1 0	8Tc	8	8
1 1	Special large		

(7) Display oscillating circuit
 The clock signals for display can be obtained by connecting a resistor and a capacitor, or a coil and capacitor between the I/O pins for the oscillating circuit (OSC1 and OSC2). (Figure 13 shows an example of the circuit).




Fig.13 Oscillating Circuit for Display

OSCILLATING CIRCUIT

Since the CMOS inverter and feedback pull-up resistor are built into the IC, the reference signal can be obtained by connecting a ceramic resonator between the oscillating circuit input pin and the output pin (OSC IN and OSC OUT).




Fig.14 External Ceramic Resonator Circuit

RESET FUNCTION

By connecting a circuit to the RESET pin as shown in Figure 15, a reset can be implemented when the power is applied. The RESET pin contains a Schmitt circuit, therefore a reset is accomplished only when the voltage (V_C) of the RESET pin exceeds the threshold voltage V_{TH} . Once a second reset can not be made until V_C falls below the threshold voltage V_{TH2} . Furthermore, to ensure that the reset is made when power is applied, the time interval T_C (which is the time between the power supply voltage V_{DD} reaching 4.5V and V_C) V_{TH1} must be less than 1 ms. Figure 16 describes this.

The reset function initializes the program counter to 0.




Fig.15 Power-on Clear Circuit




Fig.16 Relationship between the Voltage and the Auto Clear Function

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER WITH ON-SCREEN DISPLAY CONTROLLER

M50436-XXXXSP INSTRUCTION CODE TABLE

Hexadecimal notation		D ₇ ~D ₀		D ₇ ~D ₀		Hexadecimal notation	
D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀	D ₇ ~D ₀
0000	0	0	0	0	0	0	0000
0001	1	DATA	RB LY	1	1	1	0001
0010	2	MUT	RB LY	2	2	2	0010
0011	3	NMUT	RB LY	3	3	3	0011
0100	4	SZC	SB LY	4	4	4	0100
0101	5	SNZC	SB LY	5	5	5	0101
0110	6	SEV	SB LY	6	6	6	0110
0111	7	SNEV	SB LY	7	7	7	0111
1000	8	TCOA	SZB LY	8	8	8	1000
1001	9	TC1A	SZB LY	9	9	9	1001
1010	A	TCZA	SZB LY	A	A	A	1010
1011	B	TC3A	SZB LY	B	B	B	1011
1100	C	OJA	\$NZB LY	C	C	C	1100
1101	D	OKA	\$NZB LY	D	D	D	1101
1110	E	OLA	\$NZB LY	E	E	E	1110
1111	F	—	\$NZB LY	F	F	F	1111

2-word instruction
 3-word instruction

M50436-XXXXSP
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER

SYMBOLS

The following notation are used for the following descriptions.

Symbol	Contents	Symbol	Contents
A	Register A(4 bits)	INTE	Interrupt enable flag
B	Register B(4 bits)	INTF	Interrupt request flip-flop
C	Register C(4 bits)	ED/ID	ED/ID flag
CC	Register CC(4 bits)	ELL	The lower 4 bits of event latch
CO ₁	Color register(3 bits)	ELH	The upper 4 bits of event latch
CO ₂	Color register(3 bits)	EVC	Event counter control register
CO ₃	Color register(3 bits)	EVF	Event flip-flop
I	Register I(3 bits)	MUTF	Mute flag
R	Register R(3 bits)	V	AND
D-AL	Register R(3 bits)	V	OR
X	D-A latch(14 bits)	M(DP)	RAM address which is specified by data pointer
Y	Register Y(4 bits)	()	Direction in which data is transferred
Z	Register Z(4 bits)	x	1-bit binary variable
ZZ	Register ZZ(2 bits)	n _{no}	2-bit binary variable
DP	Data pointer (8 bits)	n _{yo}	2-bit binary variable
PC	(consisting of the registers X and Y)	x _{yo} , x _{yo}	4-bit binary variable
SK	Program counter(13 bits)	y _{yo} , y _{yo}	4-bit binary variable
SKX	Stack register(13 bits)	z _{yo} , z _{yo}	4-bit binary variable
SKY	Stack register Y(4 bits)	a	Label to show the address of
CY	Stack register Y(4 bits)	—	Negation or condition of the flag is not change after the instruction is executed
D	Carry flag(1 bit)		
E	Port D(1 bit)		
F	Port E(4 bits)		
G	Port F(4 bits)		
H	Port G(4 bits)		
J	Port H(4 bits)		
K	Port J(4 bits)		
L	Port K(4 bits)		
M	Port L(4 bits)		
	Port M(3 bits)		

Note 1 : The M50436-XXXXSP performs a skip by ignoring the next instruction, and by not executing the instruction at the address pointed to by the contents of the program counter + 2.
 Therefore, the cycle number does not change, regardless of whether a skip is generated or not.

Mnemonic	Instruction code										Hexadecimal notation	Number of words	Number of cycles	Functions	
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Instruction code						
TAB	0	1	1	1	1	1	0	1	0	1	0	7	A	1	(A)→(B)
TBA	0	1	1	0	1	0	1	0	1	0	1	6	A	1	(B)→(A)
TAC	1	0	0	0	1	0	0	1	0	0	1	8	9	1	(A)→(C)
TCA	1	0	0	1	1	0	0	1	0	0	1	9	9	1	(C)→(A)
TAX	0	1	1	1	1	0	0	1	0	0	1	7	9	1	(A)→(X)
TXA	0	1	1	0	1	0	0	1	0	0	1	6	9	1	(X)→(A)
TAY	0	1	1	1	1	0	0	0	0	0	0	7	8	1	(A)→(Y)
TYA	0	1	1	0	1	0	0	0	0	0	0	8	8	1	(Y)→(A)
TAR	1	0	0	0	0	1	1	1	1	1	1	8	7	2	(A ₀ , A ₁ , A ₂ , A ₃ , A ₄ , A ₅)→(R ₀ , R ₁ , R ₂ , R ₃ , R ₄ , R ₅)
TRA	1	0	0	0	0	1	1	1	1	1	1	8	7	2	(R ₂ , R ₁ , R ₀)→(A ₂ , A ₁ , A ₀)
TACM	1	0	0	0	0	0	0	0	0	0	0	8	2	2	(A ₀ , A ₁ , A ₂ , A ₃)→(0, 0, A/D, COMP)
TAHS	0	1	1	1	1	1	1	0	1	0	7	E	1	1	(A)→(HS)
TAI	0	1	1	1	0	1	1	0	1	0	7	6	1	1	(A ₀ , A ₁ , A ₂ , A ₃)→(0, INT, BIT, GP)
TAIF	0	1	1	1	1	1	0	1	1	1	7	B	1	1	(A ₀ , A ₁ , A ₂ , A ₃)→(INTF, EDF, EDI, ED ₀)
TIFA	0	1	1	0	1	0	1	0	1	1	6	B	1	1	(EDI, ED ₀)→(A ₁ , A ₀)
LX x	1	1	0	0	0	0	x ₃	x ₂	x ₁	x ₀	C	x	1	1	(X)→x, where x=0~15
LY y	0	0	1	0	1	0	y ₃	y ₂	y ₁	y ₀	2	y	1	1	(Y)→y, where y=0~15
LC n	1	1	0	1	0	1	n ₃	n ₂	n ₁	n ₀	D	n	1	1	(C)→n, where n=0~15
INV	0	1	1	0	0	1	0	1	0	1	6	5	1	1	(Y)→(Y)+1
INX	0	1	1	0	0	1	0	0	1	0	6	4	1	1	(X)→(X)+1
PHXY	0	1	1	0	0	1	0	1	1	0	6	6	1	1	(SKY)→(X), (SKY)→(Y)
PLXY	0	1	1	0	0	1	1	1	1	1	6	7	1	1	(X)→(SKX), (Y)→(SKY)

MACHINE INSTRUCTIONS

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

Detailed description	Carry flag	Skip conditions
The contents of register B are transferred to register A.	—	—
The contents of register A are transferred to register B.	—	—
The contents of register C are transferred to register A.	—	—
The contents of register A are transferred to register C.	—	—
The contents of register X are transferred to register A.	—	—
The contents of register A are transferred to register X.	—	—
The contents of register Y are transferred to register A.	—	—
The contents of register A are transferred to register Y.	—	—
The contents of register F are transferred to register A.	—	—
The contents of register A are transferred to register F.	—	—
The result of comparison (COMP) and the value of A-D pin (A/D) are transferred to register A.	—	—
The contents of HS counter are transferred to register A.	—	—
The result of judging interrupt are transferred to register A.	—	—
The contents of IF flag are transferred to register A.	—	—
The contents of register A are transferred to IF flag.	—	—
The immediate field value x is loaded into register X. If a continuous description of LX instructions are written and are being executed, only the first LX instruction is executed. The following LX instructions are all skipped. The immediate field value y is loaded into register Y. If a continuous description of LY instructions are written and are being executed, only the first LY instruction is executed. The following LY instructions are all skipped. The immediate field value n is loaded into register C. If a continuous description of LC instructions are written and are being executed, only the first LC instruction is executed. The following LC instructions are all skipped. The contents of register X are incremented by 1. The contents of register Y are incremented by 1. As a result if the contents of register Y are "0", the next instruction is skipped. The contents of data pointer (register X and register Y) are transferred to stack X and stack Y. The contents of stack X and stack Y are transferred to data pointer.	—	continuous description continuous description continuous description

Mnemonic	Instruction code										Hexadecimal notation	Number of words	Number of cycles	Functions				
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Instruction code									
Arithmetic operations	AM	1	0	0	0	1	1	0	0	1	0	0	8	C	1	1	(A)→(A)+(M(DP)), (CY)←carry	
	AMC	1	0	0	0	1	1	0	1	1	0	1	8	D	1	1	(A)→(A)+(M(DP))+ (CY), (CY)←carry	
	SUM	1	0	0	0	0	1	1	1	1	1	0	8	7	2	2	(A)→(A)+(M(DP)), (C)←borrow	
	SUMB	1	0	0	0	0	1	1	1	1	1	1	8	7	2	2	(A)→(A)-(M(DP))-(borrow), (CY)←borrow	
	ANDM	1	0	0	0	0	1	1	1	1	1	1	8	7	2	2	(A)→(A)∧(M(DP))	
	ORM	1	0	0	0	0	1	1	1	1	1	1	8	7	2	2	(A)→(A)∨(M(DP))	
	LA n	0	1	0	0	0	0	0	0	0	0	0	4	n	1	1	(A)←n, where n=0~15	
	AD n	0	1	0	1	0	1	0	0	0	0	0	5	n	1	1	(A)←(A)+n, where n=0~15, (CY)←carry	
	AND n	1	0	0	0	0	0	1	1	1	1	1	8	7	2	2	(A)→(A)∧n, where n=0~15, (CY)←borrow	
	OR n	1	0	0	0	0	1	1	1	1	1	1	8	7	2	2	(A)→(A)∨n, where n=0~15, (CY)←borrow	
	SU n	1	0	0	0	0	0	0	1	1	1	1	6	7	2	2	(A)→(A)-n, where n=0~15, (CY)←borrow	
	CMA	0	1	1	1	1	1	1	1	1	1	1	7	7	1	1	1	(A)→(A)
	RAL	0	1	1	1	1	1	1	1	1	1	1	7	7	1	1	1	(A)→(A)
	RAR	0	1	1	1	1	1	1	1	1	1	1	4	7	1	1	1	(CY)←A ₇ A ₆ A ₅ A ₄
SC	1	0	0	1	0	0	1	0	0	0	1	9	1	1	1	1	(CY)←1	
RC	1	0	0	1	0	0	1	0	0	0	1	9	0	1	1	1	(CY)←0	
RAM addresses	TAM	0	1	1	1	0	0	0	0	0	0	7	0	1	1	1	(A)→(M(DP))	
	TAMX	0	1	1	1	0	0	1	0	0	1	0	7	2	1	1	(B)→(M(DP)), (X)→(X)+1	
	TAMY	0	1	1	1	1	0	1	1	0	1	1	7	3	1	1	(A)→(M(DP)), (Y)→(Y)+1	
	TMA	0	1	1	0	0	0	0	0	0	0	6	0	1	1	1	(M(DP))→(A)	
	TMAX	0	1	1	0	0	0	1	0	0	1	0	6	2	1	1	(M(DP))→(A), (X)→(X)+1	
	TXAY	0	1	1	0	0	0	1	1	0	0	1	6	3	1	1	(M(DP))→(A), (Y)→(Y)+1	
	XAM	0	1	1	1	0	0	0	1	0	0	1	7	1	1	1	(A)→(M(DP))	

Skip conditions	Carry flag	Detailed description
—	—	The contents of M(DP) are transferred to register A.
—	—	The contents of M(DP) are transferred to register A, and the contents of register X are incremented by 1.
—	—	The contents of register A are transferred to M(DP).
—	—	And if the contents of register Y are incremented by 1 and the result is "0", then the next instruction is skipped.
—	—	The contents of register A are transferred to M(DP).
—	—	The contents of register A are transferred to M(DP), and the contents of register X are incremented by 1.
—	—	The contents of register A are transferred to M(DP).
—	—	And if the contents of register Y are incremented by 1 and the result is "0", then the next instruction is skipped.
—	—	The contents of M(DP) are transferred to register A.
—	—	The contents of M(DP) and carry flag CY are added to register A and the result is stored into register A and into carry flag CY.
—	—	The contents of M(DP) are subtracted from register A, and the result is stored into register A and in the carry flag CY.
—	—	The contents of M(DP) and borrow are subtracted from register A, and the result is stored into register A and in the carry flag CY.
—	—	A logical AND is performed between the contents of register A and the contents of M(DP), and the result is stored into register A.
—	—	A logical OR is performed between the contents of register A and the contents of M(DP), and the result is stored into register A.
—	—	The immediate field value n is loaded into register A.
—	—	If a continuous description of LA instructions are written and being executed, only the first LA instruction is executed, the following LA instructions are all skipped.
—	—	The immediate field value n is added to register A, and the result is stored into register A and in the carry flag CY.
—	—	A logical AND is performed between the contents of register A and the immediate field value n, and the result is stored into register A.
—	—	A logical OR is performed between the contents of register A and the immediate field value n, and the result is stored into register A.
—	—	The immediate field value n is subtracted from register A, and the result is stored into register A and in the carry flag CY.
—	—	The one's complement of register A's contents are stored into register A.
—	—	The register A, including carry flag CY, is rotated 1 bit to the left.
—	—	The register A, including carry flag CY, is rotated 1 bit to the right.
—	—	The carry flag CY is set (1).
—	—	The carry flag CY is reset (0).

Mnemonic	Instruction code							Number of words	Number of cycles	Functions				
	D7	D6	D5	D4	D3	D2	D1				D0			
Arithmetic operations	CMC	1	0	0	1	0	0	1	0	9	2	1	1	(CY) ← (CY)
	SZC	1	0	0	0	0	0	1	0	0	4	1	1	(CY) = 0?
	SNZBO													
	SNZC	0	0	0	0	0	1	0	1	0	5	1	1	(CY) ≠ 0?
Bit operations	SB J	0	0	0	1	0	1	j	j	1	4	1	1	(M)(DP) → 1, where j = 0-3
	RB J	0	0	0	1	0	0	j	j	1	1	1	1	(M)(DP) → 0, where j = 0-3
	SZB J	0	0	0	1	1	0	j	j	1	8	1	1	(M)(DP) → 0?, where j = 0-3
	SNZB J	0	0	0	1	1	1	j	j	1	1	1	1	(M)(DP) → 1?, where j = 0-3
Comparisons	SEA n	1	1	1	1	n3	n2	n1	n0	F	n	1	1	(A) = n?, where n = 0-15
	SENA n	1	1	1	0	n3	n2	n1	n0	E	n	1	1	(A) ≠ n?, where n = 0-15
	SEAM	1	0	0	0	1	1	1	1	0	8	1	1	(A) = (M)(DP)?
	SEAM	1	0	0	0	1	1	1	1	0	8	1	1	(A) ≠ (M)(DP)?
Interrupt operations	DI	1	0	0	0	0	0	0	0	0	1	1	1	(EI/DI) = 0
	EI	1	0	0	0	0	0	0	0	0	0	1	1	(EI/DI) = 1
Event counter control operations	TAEV	1	0	0	0	0	1	1	1	1	8	7	2	(A2, A2, A1, A0) ← (0, 0, 0, EVF)
	TAEF	1	0	0	0	0	1	1	1	1	8	7	2	(A2, A2, A1, A0) ← (0, 0, EVC1, EVC0)
	TEFA	1	0	0	0	0	1	1	1	1	8	7	2	(EVC2, EVC1, EVC0) ← (A2, A1, A0)
	TLLA	1	0	0	0	0	0	1	1	1	8	7	2	(ELL) ← (A)
	TLHA	1	0	0	0	0	0	1	1	1	8	7	2	(ELH) ← (A)
	SEV	0	0	0	0	0	0	0	1	1	0	6	1	1
SNZEV	0	0	0	0	0	0	0	1	1	1	0	7	1	(EVF) = 0?

Skip condition	Carry flag	Detailed description
<p>(CY) = 0</p> <p>(CY) ≠ 0</p>	<p>—</p> <p>—</p>	<p>The one's complement of carry flag CY's contents are stored into carry flag CY.</p> <p>If the contents of carry flag CY are "0", the next instruction is skipped.</p> <p>If the contents of carry flag CY are "1", the next instruction is skipped.</p>
<p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p>	<p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p>	<p>The <i>j</i>-th bit of the contents of M(DP), which is the bit specified by the immediate field value <i>j</i>, is set to 1.</p> <p>The <i>j</i>-th bit of the contents of M(DP), which is the bit specified by the immediate field value <i>j</i>, is reset to 0.</p> <p>If the <i>j</i>-th bit of the contents of M(DP), which is the bit specified by the immediate field value <i>j</i>, is "0", the next instruction is skipped.</p> <p>If the <i>j</i>-th bit of the contents of M(DP), which is the bit specified by the immediate field value <i>j</i>, is "1", the next instruction is skipped.</p>
<p>(A) = n</p> <p>(A) ≠ n</p> <p>(A) = M(DP)</p> <p>(A) ≠ M(DP)</p>	<p>—</p> <p>—</p> <p>—</p> <p>—</p>	<p>If the contents of register A are equal to the immediate field value <i>n</i>, the next instruction is skipped.</p> <p>If the contents of register A are not equal to the immediate field value <i>n</i>, the next instruction is skipped.</p> <p>If the contents of register A are equal to the contents of M(DP), the next instruction is skipped.</p> <p>If the contents of register A are not equal to the contents of M(DP), the next instruction is skipped.</p>
<p>—</p> <p>—</p>	<p>—</p> <p>—</p>	<p>The EI/DI flag is reset (0) to change the state in which an interrupt is disabled.</p> <p>The EI/DI flag is set (1) to change the state in which an interrupt is enabled.</p>
<p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p>	<p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p> <p>—</p>	<p>The contents of event flip-flop are transferred to register A and the flip-flop is reset (0).</p> <p>The contents of event control register are transferred to the lower 2 bits of register A.</p> <p>The lower 3 bits of register A are transferred to the event control register.</p> <p>The contents of register A are transferred to the lower 4 bits of event latch.</p> <p>The contents of register A are transferred to the upper 4 bits of event latch.</p> <p>If the contents of event flip-flop are "1", the next instruction is skipped and the flip-flop is reset (0).</p> <p>If the contents of event flip-flop are "0", the next instruction is skipped and the flip-flop is reset (0).</p>

Mnemonic	Instruction code								Hexadecimal notation	Number of words	Number of cycles	Functions
	D7	D6	D5	D4	D3	D2	D1	D0				
Input/Output operations												
ODA	1	0	0	0	0	1	1	1	9	3	1	(D) ← (A ₀)
OFA	0	1	1	0	1	1	0	0	6	C	1	(F) ← (A)
OGA	0	1	1	0	1	1	0	1	6	D	1	(G) ← (A)
OHA	0	1	1	0	1	1	1	0	6	E	1	(H) ← (A)
OJA	0	0	0	0	1	1	0	0	0	C	1	(J) ← (A)
OKA	0	0	0	0	1	1	0	1	0	D	1	(K) ← (A)
OLA	0	0	0	0	1	1	1	0	0	E	1	(L) ← (A)
OMA	0	1	1	0	1	1	1	1	6	F	1	(M) ← (A ₂ , A ₁ , A ₀)
IAE	0	1	1	1	1	1	0	0	7	C	1	(A) ← (E)
IAG	0	1	1	1	1	1	1	0	7	D	1	(A) ← (G)
IAL	0	1	1	1	1	1	1	1	7	F	1	(A) ← (L)
ICD	1	0	0	1	0	0	1	1	9	3	1	(CY) ← (D)
D-A converter control operations												
VDP n	1	0	0	0	0	1	n ₁	n ₀	8	4	1	(VDPn) ← (B ₂ , B ₁ , B ₀ , A ₃ , A ₂ , A ₁ , A ₀) where n = 0 ~ 2
DATA	0	0	0	0	0	0	0	0	1	0	1	(D-A L) ← (M(0,3) ~ M(0,0))
MUT	0	0	0	0	0	0	0	1	0	2	1	(MUTF) ← 1
NMUT	0	0	0	0	0	0	0	1	0	3	1	(MUTF) → 0
Jump and subroutine call operations												
JMP a	0	0	1	1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	(PC) → a ₁ ~ a ₀
CAL a	1	0	1	1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	(SK) ← (PCnext)
JMPL aa	0	1	1	0	0	0	0	0	0	1	6	(PC) → a ₁ ~ a ₀
CALL aa	0	1	1	0	0	0	0	0	0	1	6	(SK) ← (PCnext)
RT	1	0	0	1	0	1	0	1	0	0	9	(PC) → (SK)
RTI	1	0	0	1	7	1	0	1	0	1	9	(PC) ← (SK), (SK) ← (SKS)
RTS a	1	0	0	1	0	1	0	1	0	1	9	(PC) → (SK), (SK) ← 1
SKIP	1	0	0	1	0	1	0	1	1	1	9	(SKIP) ← 1
NOP	1	0	0	1	0	1	0	1	1	1	0	(PC) ← (PC) + 1

Skip conditions	Carry flag	Detailed description
—	—	The most significant bit of register A is output to the port D.
—	—	The contents of register A are output to the port F.
—	—	The contents of register A are output to the port G.
—	—	The contents of register A are output to the port H.
—	—	The contents of register A are output to the port J.
—	—	The contents of register A are output to the port K.
—	—	The contents of register A are output to the port L.
—	—	The lower 3 bits of register A are output to the port M.
—	—	The input from the port E are transferred to register A.
—	—	The input from the port C are transferred to register A.
—	—	The input from the port L are transferred to register A.
—	—	The input from the port D are transferred to carry flag CY.
—	—	The 7-bit D-A data (the lower 3 bits of register B and register A) are transferred to VDF latch.
—	—	The 15-bit D-A data (M(0,0), M(0,1), M(0,2), and except for the upper 1 bit of M(0,3)) are transferred to the D-A latch.
—	—	The MUTE flag is set (1). The VDF port becomes "L" level.
—	—	The MUTE flag is set (0). Mute state is canceled.
—	—	Jump to an address which is specified by R_{11-9} unconditionally.
—	—	The return address is stored into stack register, and jump to an address which is specified by R_{11-9} unconditionally.
—	—	Jump to an address which is specified by R_{12-9} unconditionally.
—	—	The return address is stored into stack register, and jump to an address which is specified by R_{12-9} unconditionally.
—	—	Control is then returned from the subroutine to the routine which is called the subroutine.
—	—	Control is then returned from the interrupt handling routine to the main routine.
—	—	Control is then returned from the subroutine to the routine which is called the subroutine, and the next instruction is unconditionally skipped.
—	—	The next instruction is skipped after the skip flag is set to "1".
—	—	No operation.

Mnemonic	Instruction code								Number of words	Number of cycles	Functions
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
TOCA	1	0	0	0	1	0	0	0	8	1	(C) \rightarrow (A)
TAZ	1	0	0	0	1	0	1	0	8	1	(A) \rightarrow (Z)
TZA	1	0	0	1	1	0	1	0	9	1	(Z) \rightarrow (A)
TAZZ	1	0	0	0	1	0	1	1	9	1	(A ₀ , A ₁ , A ₂ , A ₃) \rightarrow (0, 0, ZZ ₁ , ZZ ₀)
TZZA	1	0	0	1	1	0	1	1	9	1	(ZZ ₁ , ZZ ₀) \rightarrow (A ₁ , A ₀)
TCNA	0	0	0	0	1	0	0	0	8	1	(Cn ₂ , Cn ₁ , Cn ₀) \rightarrow (A ₂ , A ₁ , A ₀)
TAC n	1	0	0	0	0	1	1	1	8	2	(A ₀ , A ₁ , A ₂ , A ₃ , A ₄ , A ₅) \rightarrow (0, Cn ₂ , Cn ₁ , Cn ₀) where n = 0 ~ 3
TVNA	1	0	0	1	1	1	1	1	9	1	(SZ ₁ , SZ ₀ , Vn ₀ , Vn ₁ , Vn ₂ , Vn ₃ , Vn ₄ , Vn ₅) where n = 0 ~ 3
THRA	1	0	0	1	1	1	1	1	9	1	(H ₀ , H ₁ , H ₂ , H ₃ , H ₄ , H ₅ , H ₆ , H ₇) m = (n - 1), where n = 0 ~ 2
LQMI n	1	0	1	0	n ₃	n ₂	n ₁	n ₀	A	n	(CM(ZZ, Z)) \rightarrow (C), n
TOMAI	1	0	0	1	1	0	0	0	9	1	(Z) \rightarrow (Z) + 1 (CM(ZZ, Z)) \rightarrow (C), (A)
TACML	1	0	0	0	0	1	1	1	8	2	(A) \rightarrow (CM(ZZ, Z)) ^{3~0} (Z) \rightarrow (Z) + 1
TACMH	0	0	1	1	1	1	1	1	0	2	(A) \rightarrow (CM(ZZ, Z)) ^{7~4}

Detailed description	Carry flag	Skip conditions
The contents of pointer register Z for CRTAM are transferred to register A.	—	—
The contents of pointer register Z for CRTAM are transferred to register A.	—	—
The contents of pointer register Z for CRTAM are transferred to register A.	—	—
The contents of selector register ZZ for CRTAM are transferred to register A.	—	—
The contents of selector register ZZ for CRTAM are transferred to register A.	—	—
The contents of register A are transferred to the selector register ZZ for CRTAM.	—	—
The contents of register A are transferred to the color register Cn.	—	—
The contents of color register Cn are transferred to register A.	—	—
The contents of register A and register C are transferred to the vertical location register Vn.	—	—
The contents of the lower 2 bits of register C and register A are transferred to register Hn.	—	—
After the immediate field value n and the contents of register C are transferred to M(Z), the contents of register Z are incremented by 1.	—	—
The contents of registers A and C are transferred to M(Z), the contents of register Z are incremented by 1.	—	—
The lower 4 bits of CRTAM are transferred to register A.	—	—
The upper 4 bits of CRTAM are transferred to register A.	—	—

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER WITH ON-SCREEN DISPLAY CONTROLLER

ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$, except the limits of temperature)

Symbol	Parameter	Test conditions	Unit
V_{DD}	Supply voltage		V
V_I	Input voltage Ports $E_1, E_2, G_1, G_2, L_1, L_2$ HSYNC, VSYNC, INT, RESET	With respect to V_{SS} -0.3~ $V_{DD}+0.3$	V
V_O	Output voltage Output voltage $V_{DP_1} \sim V_{DP_2}$ Ports $M_0 \sim M_2, H_0 \sim H_2$	With respect to V_{SS} -0.3~ $V_{DD}+0.3$	V
I_{OH}	Current in circuit	0~1 (Note 1)	mA
I_{OL}	Current in circuit	0~2 (Note 2)	mA
I_{OL}	Current in circuit Port $H_0 \sim H_2$	0~10 (Note 3)	mA
P_d	Power dissipation	$T_a=25^\circ\text{C}$	mW
T_{op}	Operating temperature		$^\circ\text{C}$
T_{stg}	Storage temperature		$^\circ\text{C}$

Note 1 : The total amount current flowing out of the IC must not exceed 15mA.

Note 2 : The total amount current flowing into the IC must not exceed 20mA except port H.

Note 3 : The total amount of port H current flowing into the IC must not exceed 40mA.

RECOMMENDED OPERATING CONDITIONS ($T_a=-10\sim70^\circ\text{C}$, $V_{DD}=5\text{V}\pm10\%$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V_{DD}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0			V
V_{IH}	"H" input voltage Ports $E_1, E_2, G_1, G_2, L_1, L_2$ HSYNC, VSYNC, INT, RESET	0.7 V_{DD}	V_{DD}	V_{DD}	V
V_{IH}	"H" input voltage Ports L_0, L_1	0.8 V_{DD}	V_{DD}	V_{DD}	V
V_{IH}	"H" input voltage Ports $E_1, E_2, G_1, G_2, L_1, L_2$ $G_1 \sim G_2, HSYNC, VSYNC, RESET$	0		0.3 V_{DD}	V
V_{IL}	"L" input voltage Ports L_0, L_1	0		0.2 V_{DD}	V
V_O	"H" output current Port $H_0 \sim H_2$	0		12	V
I_O	"L" output current Port $H_0 \sim H_2$			10	mA
f_{CPU}	Clock oscillating frequency (in CPU section) (Note 4)	3.6	4	4.4	MHz
f_{CMT}	Clock oscillating frequency (in CRT section)	4	5	6	MHz

Note 4 : Use a quartz crystal oscillator or a ceramic resonator for the CPU oscillating circuit.

ELECTRICAL CHARACTERISTICS ($T_a=-10\sim70^\circ\text{C}$, $V_{DD}=5\text{V}\pm10\%$, $f_{CPU}=4\text{MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit
		Min	Typ	Max	
V_{DD}	Supply voltage			4.5	V
I_{DD}	Supply current			1.5	mA
I_{DD}	Supply current			6	mA
I_{DD}	Supply current			15	mA
I_{OH}	"H" output current Ports $F_0 \sim F_2, J_0 \sim J_2, D, R, G, B$ OUT, D-A			-0.5	mA
I_{OL}	"L" output current D-A, D Ports $M_0 \sim M_2, V_{DP_1} \sim V_{DP_2}$ $F_0 \sim F_2, J_0 \sim J_2, K_0 \sim K_2, OUT$			0.5	mA
I_{OL}	"L" output current Ports G_1, G_2, L_1, L_2			1	mA
I_{OL}	"L" output current R, G, B			1	mA
I_{OL}	"L" output current Port $H_0 \sim H_2$			1	mA
I_{OL}	"L" output current Port L_0, L_1			10	mA
$V_{T+} \sim V_{T-}$	Hysteresis RESET			0.5	V
$V_{T+} \sim V_{T-}$	Hysteresis RESET			1	V
R_{U1}	Pull-up transistor Ports $L_0, L_1, E_1, E_2, G_1, G_2$ (Note 5)			15	k Ω
R_{U2}	Pull-up transistor INT, RESET (Note 5)			30	k Ω
I_{OL}	Output leak current Ports G_1, G_2, L_1, L_2			25	μA
I_{OL}	Output leak current $V_{DP_1} \sim V_{DP_2}$ Ports $M_0 \sim M_2$ $K_0 \sim K_2, H_0 \sim H_2$			50	μA
I_{OL}	Output leak current voltage Ports $M_0 \sim M_2, V_{DP_1} \sim V_{DP_2}$ $K_0 \sim K_2, H_0 \sim H_2$			100	μA
V_O	Pressure-resistant output voltage Ports $M_0 \sim M_2, V_{DP_1} \sim V_{DP_2}$ $K_0 \sim K_2, H_0 \sim H_2$			12	V

Pull-up transistor is an option.