# **M52036SP** SYNC SIGNAL PROCESSOR

REJ03F0086-0100Z Rev.1.0 Sep.22.2003

#### Description

The M52036SP is a semiconductor integrated circuit for the automatic selection and rectification of sync waveforms. The IC operates with synchronizing signals in three forms, that is, separate sync(positive or negative polarity, 1 to 5 Vp-p), composite sync (positive or negative polarity, 1 to 5 Vp-p), and synchronous video (negative sync). This IC is optimal for processing sync signals for multi-scan-type displays.

#### Features

- Indicates the presence or absence of synchronizing-signal input and the polarities of the signals
- Pulse-output circuit is for open-collector output
- Clamp-pulse output and Clamp-pulse trigger is generated at the front edge for separate sync and composite sync input, and at the rear edge for sync on video input.
- 20-pin shrink-DIP

#### Application

• Display Monitor

#### **Recommended Operating Condition**

- Supply voltage range: 11 to 13 V
- Rated supply voltage: 12 V

#### **Block Diagram**





#### **Pin Functions**



#### **Absolute Maximum Rating**

Item	Symbol	Rated values	Units	
Supply voltage	Vcc	14.0	V	
Power dissipation	Pd	1000	mW	
Operating ambient temperature	Topr	-20 to 85	°C	
Storing temperature	Tstg	-40 to 150	°C	







### **Electrical Characteristics**

 $(Ta = 25^{\circ}C Vcc = 12 V, V_{DD} = Open)$ 

		Refer to Attached Table 2 for truth table.																	
		but	-		1		eldet	ւրեր	· · · ·	-	deT b	oeqoe:	ttA o	nt ter tu	вЯ		-,		
0	SALIDAR KS	Pins 4, 6, and 8 shall have no input signal. The input pin shall be connected to GND via a capacitor.			The family done of the	is equivalent to NO SYNC.			The locut times 0.7 Ver-	is equivalent to NO SYNC									
Types	of Unit	٩u		>		>		>		>		>		>		>		>	>
lues	Max.	45		5.3		0.5		5.3		0.5		5°3		0.5		5.3		0.5	1.4
Rated values	Typ.	35		5.0		1		2.0		1		5.0		1		2:0		1	1.0
R.	Min.	25		4.0	_			0°.4		1		4.0		1		4.0		1	0.7
Output	waveform			2		DC		X		X		20		ğ		ğ		Z	DC
Output	plus	۲		-		5 -		7	5			8	8		6 <u>1</u> .		19		10
Input	conditions		7.5µs 16XHz	7.5µs 16KHz	75415 16KHz 0.7Vp-p	7 7.5µs 16KHz 0.7Vp-p	Tr.Sus 16KHz 1Vp-p	7.5µs 16KHz	7.5µ5 0.7VP-P	7.5µs 15KHz 7Vp-p	7.5µs 16KHz	7.5µ5 16KH2	L7.5µs 16KHz 1Vp-p	Trsus 16KHz 1Vp-p	Trsus 16KH2	7.5µs 16KHz 1Vp-p	Trsus 16KHz	2.5µs 16KHz	
Input	pins	16	9	80	9	8	و	83	9	~	9	8	6	ఐ	ب		9	8	
suo	16	5		-		-		-		-				-		-		-	-
Switch conditions	æ,	2				-		-				-		-		-		-	2
ţţ	œ	5		-		-	-	-	-	-		-		-		-		-	2
	4	7		7		7		7		7	r	7	-	¥		Y	- ·	Y	7
5 vm botes		lcc	Ģ		ġ	5	100	HOZ	Q	, VL	100		, Co	100				1301	V10
ltems		Circuit current	Pin 1 output	Hi level	Pin 1 output	Low level	Pin 2 output	Hi leve	Pin 2 output	Low level	Pin 18 output	Hi level	Pin 18 output	Low level	Pin 19 output	Hi level	Pin 19 output	Low level	Threshold voltage
		r	N		n	•	r		'n	u	•			a	D	G	`	2	



Remarks		The Input signal 0.1Vr.r is a dummy noise signal.	If malfunction by noise occurs is checked.				
Types	of Unit	>	>	>	<u>ہ</u>	. >	>
ues	Max.	0.1	1	0.5	0.5	0.5	0.5
Rated values	Typ:	1	I	I	-	I	I
Rat	Min.	I	0.2	1	I	- 1	1
Output	waveforms	No pulse should be output,	16KHz J	71 v Meas	ر ر <sub>Meas</sub>	JL V Meas	ر ر Meas
Output	pins	14	14	15	.14	17	13
Input	conditions	T1.5µs 16KHz 0.1Vp-p	1.12 ماريد. 1.12 ماريد.	<sup>7,5µз</sup> 16КH2	Л <sup>7,5µs</sup> 10р-р	J 7.5µs 16KHz	]_7.5µs 16KHz 10p-p
Input	pins	4	4	4/6	4/6	4/6	εO
50	16	-	-	-	-	-	-
conditions	ŝ	2	2	5	7	2	-
Switch o	9	2	7	· -	-		2
<u> </u>	4	-	-			~	2
5um hole	ennannke	S5-NV	S5-LV	150L	140L	170L	1301
Items		Maximum noise amplitude of voltage of input signal	Minimum voltage amplitude of input signal	15pin HO <sup>°</sup> Output Low level	14pin HD* Output Low level	17pin CP* Output Low level	13pin VD* Output Low level
No.		11	12	13	14	15	15

### **Electrical Characteristics (cont.)**

 $(Ta = 25^{\circ}C Vcc = 12 V, V_{DD} = Open)$ 



### **Electrical Characteristics (cont.)**

 $(Ta = 25^{\circ}C Vcc = 12 V, V_{DD} = Open)$ 

No.         Items         Symboli         Imput at lease binary time (x)         Imput binary timput binary time (x)         Imput binary time (	_									
HeresSymboliSouth conditions aInput bitsInput conditionsOutput paisOutput maxRated values motoNin.Typ.Max.HD <sup></sup> delay time (A)HD <sup></sup> DA11214/6 $\square_{-}^{-24m}$ [66415Output output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [66415Output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [66415Output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB1214/6 $\square_{-}^{-24m}$ [664170utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [664170utput (shall)-120350CP <sup></sup> -delay time (B)HD <sup></sup> DB1214/6 $\square_{-}^{-24m}$ [6641717<	00000			-	-				-	
HeresSymboliSouth conditions aInput bitsInput conditionsOutput paisOutput maxRated values motoNin.Typ.Max.HD <sup></sup> delay time (A)HD <sup></sup> DA11214/6 $\square_{-}^{-24m}$ [66415Output output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [66415Output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [66415Output (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [6641400utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB1214/6 $\square_{-}^{-24m}$ [664170utput (shall)-120350HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6 $\square_{-}^{-24m}$ [664170utput (shall)-120350CP <sup></sup> -delay time (B)HD <sup></sup> DB1214/6 $\square_{-}^{-24m}$ [6641717<	Types	of Unit	ë	۲, E	su	su	ŝ	SU	ä	ä
ItemsSymboli symboliSymboli aInput bitsInput conditionsInput pinsOutput conditionsMin.HD <sup>-</sup> -delay time (A)HD <sup>-</sup> -DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16624}$ 15Mput tassMin.HD <sup></sup> -delay time (B)HD <sup>-</sup> -DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16624}$ 15Mput tass-HD <sup></sup> -delay time (B)HD <sup></sup> DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16624}$ 14Output tess1-HD <sup></sup> -delay time (B)HD <sup></sup> DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 14Output tess1-HD <sup></sup> -delay time (B)HD <sup></sup> DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 14Output tess1-HD <sup></sup> -delay time (B)HD <sup></sup> DB11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 17Output tess1-HD <sup></sup> -delay time (B)HD <sup></sup> DB11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 170utput tess1-CP <sup></sup> -delay time (B)HD <sup></sup> DA11214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 170utput tess1-CP <sup></sup> -delay time (B)HD <sup></sup> DA214/6 $\int_{-2.544}^{-2.544} \frac{16644}{16929}$ 170utput tess1-CP <sup></sup> -delay time (A)VD <sup></sup> DA211 </td <td>les</td> <td></td> <td>350</td> <td>350</td> <td>350</td> <td>350</td> <td>350</td> <td>950</td> <td>350</td> <td>350</td>	les		350	350	350	350	350	950	350	350
ItemsSwitch conditions symboliSwitch conditions aInput pinsOutput conditionsOutput pinsOutput muHD <sup>-</sup> -delay time (A)HD <sup>-</sup> -DA11214/6 $\int_{-2.5M}^{-2.5M} \frac{10001}{1000000000000000000000000000000$	ila vali	Typ.	120	150	120	100	120	700	120	100
Itemssymbols symbolsswitch cenditions aInput ainput ainput aoutput aHD <sup>-</sup> -delay time (A)HD <sup>-</sup> -DA1121 $4/6$ $1/2$ six $\frac{10}{10}$ size15HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size17CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size17CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB221 $4/6$ $1/2$ six $\frac{10}{10}$ size17VD <sup>-</sup> - delay time (B)VD <sup>-</sup> -DB221 $4/6$ $1/2$ six $\frac{10}{10}$ size13VD <sup>-</sup> - delay time (B)VD <sup>-</sup> -DB2211 $8$ $1/2$ size13	Rate	Min.	I			I	Ι,	450	I	i
Itemssymbols symbolsswitch cenditions aInput ainput ainput aoutput aHD <sup>-</sup> -delay time (A)HD <sup>-</sup> -DA1121 $4/6$ $1/2$ six $\frac{10}{10}$ size15HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14HD <sup>-</sup> -delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size14CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size17CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB1121 $4/6$ $1/2$ six $\frac{10}{10}$ size17CP <sup>-</sup> - delay time (B)HD <sup>-</sup> -DB221 $4/6$ $1/2$ six $\frac{10}{10}$ size17VD <sup>-</sup> - delay time (B)VD <sup>-</sup> -DB221 $4/6$ $1/2$ six $\frac{10}{10}$ size13VD <sup>-</sup> - delay time (B)VD <sup>-</sup> -DB2211 $8$ $1/2$ size13	Output	waveforms	input (saw)	Input sow)	Input (sow)	Input (190%)]Time Output (199%);	Input (sex)		Input ( <u>sow.)</u> <u>tobut</u> Output ( <u>sow.)</u> <u>Time</u> as	Input ( <u>soss)</u> Time Output (soss)
ItemsSymbolsSwitch conditionsInputItemsSymbolsSwitch conditionsInput $HD^delay$ time (A) $HD^DA$ 1121 $HD^delay$ time (B) $HD^DB$ 1121 $4/6$ $HD^delay$ time (B) $HD^DB$ 1121 $4/6$ $HD^delay$ time (B) $HD^DB$ 1121 $4/6$ $HD^delay$ time (B) $HD^+-DA$ 1121 $4/6$ $HD^delay$ time (B) $HD^+-DB$ 1121 $4/6$ $CP^+-PULSE-WIDTHCP^+-PW11214/6VD^+-delay time (A)VD^+-DA22118VD^delay time (B)VD^+-DB22118$	Output	pins				14	11	· 17	13	13
Itemssymbolsswitch conditionsInputItemssymbolssymbols $4$ 6816HD <sup></sup> delay time (A)HD <sup></sup> DA11214/6HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6HD <sup></sup> delay time (B)HD <sup></sup> DB11214/6CP <sup></sup> delay time (B)HD <sup></sup> DB11214/6CP <sup></sup> delay time (B)HD <sup></sup> DB11214/6CP <sup></sup> -delay time (B)HD <sup></sup> DB11214/6CP <sup></sup> -PULSE-WIDTHCP <sup></sup> PW11214/6VD <sup></sup> delay time (B)VD <sup></sup> DA22118VD <sup></sup> -delay time (B)VD <sup></sup> DB22118	Input	conditions	7.5µs 16KHz 1Vp-p	7.5µ 16КНг 1 Vp-р	168412	7.5µs -100-p	]_7.5µs 16KHz	16KHz	17.5µs 16XHz 1Vp-p	7.5µs 16КН2
ItemsSymbolsSwitch conditionsItemsSymbolsSwitch conditions $HD^delay$ time (A) $HD^DA$ 11 $HD^delay$ time (B) $HD^DB$ 112 $CP^delay$ time (B) $HD^DB$ 112 $CP^delay$ time (B) $HD^DB$ 112 $CP^delay$ time (B) $HD^DB$ 112 $CP^PULSE-WIDTH$ $CP^PW$ 112 $VD^delay$ time (B) $VD^DB$ 211	Input	pins .	4/6	4/6	4/6	4/6	4/6	4/6	8	8
ItemsSymbolsSwitch condition $PD^{}$ delay time (A) $HD^{}DA$ 112 $HD^{}$ delay time (B) $HD^{}DB$ 112 $CP^{}$ delay time (B) $VD^{}DA$ 221 $VD^{}$ delay time (B) $VD^{}DB$ 221 $VD^{}$ delay time (B) $VD^{}DB$ 221	su	16	-	-	-	-	-		-	-
Items     Symbols       HD <sup></sup> delay time (A)     HD <sup>-</sup> -DA       HD <sup></sup> delay time (B)     HD <sup>-</sup> -DB       HD <sup></sup> delay time (B)     HD <sup></sup> DB       HD <sup></sup> delay time (B)     HD <sup></sup> DA       CP <sup>-</sup> delay time (B)       HD <sup></sup> delay time (B)     HD <sup></sup> DA       VD <sup></sup> delay time (B)     HD <sup></sup> DB       VD <sup></sup> delay time (B)     HD <sup></sup> DA       VD <sup></sup> delay time (A)     VD <sup></sup> DA       VD <sup></sup> delay time (B)     VD <sup></sup> DA	nditio	8		5	~	2				
Items     Symbols       HD <sup></sup> delay time (A)     HD <sup>-</sup> -DA       HD <sup></sup> delay time (B)     HD <sup>-</sup> -DB       HD <sup></sup> delay time (B)     HD <sup></sup> DB       HD <sup></sup> delay time (B)     HD <sup></sup> DA       CP <sup>-</sup> delay time (B)       HD <sup></sup> delay time (B)     HD <sup></sup> DA       VD <sup></sup> delay time (B)     HD <sup></sup> DB       VD <sup></sup> delay time (B)     HD <sup></sup> DA       VD <sup></sup> delay time (A)     VD <sup></sup> DA       VD <sup></sup> delay time (B)     VD <sup></sup> DA	5	9	-	-			-		2	2
Items Symbo HD <sup></sup> delay time (A) HD <sup>1</sup> HD <sup></sup> delay time (B) HD <sup>1</sup> HD <sup>+</sup> delay time (B) HD <sup>+</sup> HD <sup>+</sup> delay time (B) HD <sup>+</sup> CP <sup>+</sup> - delay time (B) HD <sup>+</sup> CP <sup>+</sup> - delay time (B) HD <sup>+</sup>	Swit	4	-	-	-	-	-	-	7	2
		Symbols	HD - DA	HD <sup>-</sup> - DB		80 OH	CP - DT	CP PW	VD'-DA	VD* - DB
No. 17 19 19 19 21 21 22 23 23		Items	HD <sup>-</sup> delay time (A)	HD <sup>-</sup> delay time (B)	HD*delay time (A)	HD*delay time (B)	CP* - delay time	CP PULSE WIDTH	VD*-delay time (A)	VD'-delay time (8)
		o Z	17	18	19	20	21	22	23	24



### **Test Circuit**





### Logic Table

### Table.1 Decoder Logic Output

Input to pin 6 HD.COMP	Input to pin 8 VD	Output pins				
		1	2	18	19	
HD. COMP. (POS)	NON	Н	L	L	L	
HD. COMP. (POS)	VD (POS)	Н	Н	L	L	
HD. COMP. (POS)	VD (NEG)	Н	Н	L	Н	
HD. COMP. (NEG)	NON	Н	L	Н	L	
HD. COMP. (NEG)	VD (POS)	Н	Н	Н	L	
HD. COMP. (NEG)	VD (NEG)	Н	Н	Н	Н	
NON	NON	L	L	L	L	
NON	VD (POS)	L	Н	L	L	
NON	VD (NEG)	L	Н	L	Н	

#### Table.2 Allowable Amplitude of Input Voltage

Amplitude of input to pin 4	Vv 0~2.1 (VP - P) Vs 0.2~0.6 (VP - P)
Amplitude of input to pin 6	FH = 15kHz~200kHz
Amplitude of input to pin 8	) Vs 1.0~5.0 (VP - P)

#### **Table.3 Output Priority**

Input signal	s (pin)		Output signals (pin)					
4 pin	6 pin	8 pin	14 pin 15 pin	13 pin	17 pin			
0	×	×	4	11	4			
0	0	×	6	11	6			
0	×	0	4	8	4			
0	0	0	6	8	6			
Х	×	×	×	×	×			
×	0	×	6	11	6			
Х	×	0	×	8	×			
×	0	0	6	8	6			



#### Table.4 Pulse Duty Ratio for Allowable Maximum Input Signal

#### $F_{\rm H} = 16 \; kHz$ Maximum voltage amplitude (V<sub>P-P</sub>) 3.3 4.0 5.0 1.0 POS. 13.8 11.2 % 15.0 9.0 Time (µs) 9.38 8.63 7.00 8.63 NEG. % 15.0 13.0 10.5 8.8 Time (µs) 9.38 8.13 6.56 5.50 Input Pulse to Pin 8 (VD) Fv = 60 HzMaximum voltage amplitude (V<sub>P-P</sub>) 5.0 1.0 3.3 4.0

POS.	%	14.1	12.1	9.8	7.7	
	Time (ms)	2.35	2.02	1.63	1.28	
NEG.	%	14.8	11.3	9.2	7.5	
	Time (ms)	2.47	1.88	1.53	1.25	

#### **Precautions for Application**

Input Pulse to Pin 6 (HD.COMP.)

#### 1. Input

1) Green (Sync on Video) input (pins [3] and [4])

The input signals must be in sync negative polarity.

For sync separation, a method is used in which the sync tip is clamped by a capacitor attached externally to pin [4] and by the C and R attached to pin [3].

Then sync tip of pin [4] shows approximately 4 V.



2) Comp Sync/H sync, V sync input

Connect the composite sync input to pin [6]. For the separate sync input, connect H and V to pins[6] and [8] respectively. The bias and impedance at pins [6] and [8] are 6 V and 10 k $\Omega$ , respectively.

Waveform shaping and polarity detection are performed by a double threshold converter installed inside. The internal circuit is as shown in Fig.B. The average DC voltage is set to approximately 0.7 V higher and lower than  $V_2$ .

Thus, as shown in Fig. A, this processor is energized by an input signal 0.7 Vp-p or over when the duty ratio is small. On the other hand, approximately 1.4 Vp-p is suitable when the duty ratio is large. Fig. C indicates an allowable standard value for the input duty.





Fig. D shows an example of the measures for improving the allowable duty ratio in a range of 1.4 Vp-p or over of the input signal.



For use in a range outside the specified value, confirm that the waveform complies with Fig. E when measured it after removing the filters in pins [7] and [9].



3) Polarity detection and empty input detection (pins [7] and [9])

A capacitor is required to be installed external as a filter for polarity detection and empty input detection. The large the capacitance, the smaller the ripple and reduces malfunction. However, the detecting time is lengthened. For an input of 15 kHz, a capacitor of 0.05  $\mu$ F or larger is recommended. For 60 Hz, a 10  $\mu$ F or larger is sufficient. If it is necessary to use a capacitor of smaller capacitance, measure the waveform at the filter terminal under the condition of the lowest frequency of the input sync signal to be used and the smallest duty ratio. And make sure that the signal shows 7.5 V (actually 6.6 V) or over for positive polarity input or 4.5 V (actually 5.5 V) or lower for a negative polarity input.

4) VERT S/S IN (pins [11])

For V sync separation, signals are generated by externally integrating composite sync signals, and are then input. The composite sync signals that are input to pin [6] (H + V) ore output to pin [14] HD<sup>+</sup>. For V sync separation, pin [14] HD<sup>+</sup> output is externally integrated, and input to pin [11]. Check pin [11] waveform to see if the H element is adequately low.

In the IC, the sync separation threshold level is set to approximately 1 V when no external adjustment is provided.



#### 5) VERT S/S ADJ (pins [10])

The threshold voltage is approximately 1 V when no external adjustment is provided. The threshold voltage is dependent on IC internal resistance. Pin [10] may be open; however, if noise may give adverse effect, ground the pin with capacitor.

When the H element cannot be lowered sufficiently, connect resistance between pin [10] and Vcc to change the threshold level. (Provide resistance such that when  $V_{DD}$  (Digital Vcc) is 12 V, the threshold voltage will be 8 V or less; and when  $V_{DD}$  1s 5 V, the threshold voltage will be 4 V or less.)

When there are serration pulses or other pulses during the V period, provide resistance such that the threshold voltage will be half as high as  $V_{DD}$ .

#### 2. CP-Width

Timing terminal (pins [20])

The time constant depends on the current flowing out through pin [20] and the capacitance of the timing terminal. The current flowing out through pin [20] is usually determined by the terminal voltage and the resistance of externally attached resistor. A pulse width of 0.7  $\mu$  sec is obtained by an 18 k $\Omega$  (or 200  $\mu$ A) resistor and a 100 pF capacitor both installed externally.

#### 3. Output stage

1) Logic output (pins [1], [2], [18] and [19])

This output system is illustrated in the figure shown below. The internal load resistance of this IC is 20 k $\Omega$ .



2) Pulse output (pins [13], [14], [15] and [17])

This output system is of open collector type as illustrated in the figure shown below. Approximately 6 mA can be charged in.



3) Power supply

Supply 12 V to pin [16].

For the pulse output power, supply a digital Vcc of 5 to 12 V as illustrated below.





#### 4. Other

Differences between M52036SP and M52346SP

The clamp pulse trigger is different between M52036SP and M52346SP when "S on G" and "H/H + V" are input simultaneously, or when only "H/H + V" is input.

M52036SP: Generated at the first edge of "H/H + V" input.

M52346SP: Generated at the latter edge of "H/H + V" input.

M52346SP clamp pulses are generated at the latter edge of signals that have been given priority.

The M52036SP pin configuration is the same as that of M52346SP.



### **Package Dimensions**





#### RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

#### Keep safety first in your circuit designs!

- The party inst in your circuit designs:
  1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
  Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product.
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to eva use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

## **RENESAS SALES OFFICES**

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001