

DESCRIPTION

The M58653P is a serial input/output 700 bit electrically erasable and reprogrammable ROM organized as 50 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES


- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Write/erase time 20ms/word
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10⁵ times (min)
- Number of read access unrefreshed. . .10° times (min)
- 5V I/O interface


APPLICATION

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

FUNCTION

The address is designated by one of five and one of ten coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C_1 , C_2 , and C_3 . Data is stored by internal negative writing pulses that selectively tunnel charges into the $SiO_2-Si_3N_4$ interface of the gate insulators of the MNOS memory transistors.





PIN DESCRIPTION

Pin	Name	Functions				
1 O	. 1/0	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby read, erase and write modes, this pin is in a floating state.				
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation				
Vss	Chip substrate voltage	Normally connected to +5V				
V _{GG}	Power supply voltage	Normally connected to -30V				
CLK	Clock input	. 14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.				
C ₁ - C ₃	Mode control input	Used to select the operation mode				
V _{GND}	Ground voltage	Connected to ground (OV)				

OPERATION MODES

C1	C2	Сз	Functions
Н	н	н	Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
н	н	L	Not used
н	L	н	Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low-level
Н	L	L	Accept address mode. Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by one of five and one of ten coded digits.
L	Н	Н	Read mode. The addressed word is read from the memory into the data register.
L	н	Ĺ	Shift data output mode. The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	Н	Write mode. The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode. The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _G G	Supply voltage		0.3~-40	V
V _I	Input voltage	With respect to VSS	0.3~-20	V
Vo	Output voltage		0.3~-20	V
Tstg	Storage temperature		−40 ~ 125	τ
Topr	Operating temperature		-10~70	rc

RECOMMENDED OPERATING CONDITIONS ($Ta = -10 \sim 70 \, \text{°C}$, unless otherwise noted.)

				Unit		
Symbol	Parameter	Min	Nom	Max	Onit	
V _{GG} -V _{SS}	Supply voltage	-32.2	- 35	-37.8	V	
Vss-VGND	Supply voltage	4.75	5	6	٧	
VIH	High-level input voltage	V _{SS} - 1		V _{SS} +0.3	٧	
VIL	Low-level input voltage	V _{SS} -6.5		V _{SS} -4.25	V	

Note 1:
The order of VSS VGG with on or off,
With on, VGG is turned on after VSS is done,
With off, VSS is turned off after VGG is done.

$\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \ \, (\text{Ta} = -10 - 70 \, \text{C}, \text{V}_{\text{GG}} - \text{V}_{\text{SS}} = -35 \text{V} \pm 8 \, \text{\%}, \text{V}_{\text{SS}} - \text{V}_{\text{QND}} = 5 \, \text{V} - 5 \, \text{\%}. \ \, \text{unless otherwise noted.}) \end{array}$

Symbol		_		Limits			
	Parameter	Test conditions	Min	Тур	Max	Unit	
V _{IH}	High-level input voltage		V _{SS} - 1		V _{SS} + 0.3	V	
VIL	Low-level input voltage		Vss-6.5		V ss - 4.25	٧	
li <u>L</u>	Low-level input current	V ₁ - V _{SS} = -6.5 V			± 10	μΑ	
lozL	Off-state output current, low-level voltage applied	$V_{0}-V_{SS}=-6.5V$			± 10	μΑ	
Voн	High-level output voltage	$I_{OH} = -200\mu A$	V _{SS} - 1			٧	
VoL	Low-level output voltage	I _{OL} = 10μA			V _{GND} + 0.5	٧	
IGG	Supply current from V _{GG}	$I_O = 0\mu A$		5.5	8.8	mA	

Note 2. Typical values are at Ta≈25°C and nominal supply voltage.

TIMING REQUIREMENTS (Ta = -10 - 70 °C. $V_{GG} - V_{SS} = -35 \text{ V} \pm 8 \text{ %}$, $V_{SS} - V_{GND} = 5 \text{ V} - 5 \text{ %}$, unless otherwise noted.)


Symbol	Parameter	Alternative symbols	Test conditions		Unit		
				Min	Тур	Max	Unit
f(φ)	Clock frequency	fφ		10	14	17	kHz
D(ø)	Clock duty cycle	Dφ		30	50	55	%
tw(w)	Write time	tw		. 16	20	24	ms
tw(E)	Erase time	te		16	20	24	ms
tr. tf	Risetime, fall time	tr, tf				1	μs
tsu(c-φ)	Control setup time before the fall of the clock pulse	tes		0			ns
th(ø - c)	Control hold time after the rise of the clock pulse	tсн		0			ns

SWITCHING CHARACTERISTICS (Ta = $-10 \sim 70 \, \text{C}$. $V_{GG} = -35 \text{V} \pm 8 \, \%$. unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Тур	Max	Unit
ta(c)	Read access time	tpw	$C_L = 100 \text{ pF} \frac{V_{OH} = V_{SS} - 2V}{V_{OL} = V_{GND} + 1.5V}$			20	μs
ts	Unpowered nonvolatile data retention time	T _S	$N_{EW} = 10^4$ $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	10			Year
		Ts	$N_{EW} = 10^5$, $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	1			
NEW	Number of erase/write cycles	Nw		105			Times
NRA	Number of read access unrefreshed	NRA		109			Times
tdv	Data valid time	tew				20	μS


TIMING DIAGRAM

Accept Address Mode




Note 3: The address is designated by one-of-tive and one-of-ten coded digits. The figure shows designation of the address: 49.


Read Mode




Write Mode




Erase Mode




Shift Data Output Mode



Accept Data Mode




The difinition of clock duty cycle, D (ϕ)




Timing of data input and mode control inputs

Mode control inputs, C_1 , C_2 , C_3 and input signal my change, when clock is 'H' level.



Timing of data output



The 1st bit of output data is output after access time of $t_{a(C)}$ from the mode control transition. And other bits are output after $t_{a(C)}$ from positive edge of clock.

Operating sequential flow

