MITSUBISHI LSIs

M5M5W816TP-70HI, 85HI



8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM

Those are summarized in the part name table below.

DESCRIPTION

The M5M5W816TP is a family of low voltage 8-Mbit static RAMs organized as 524288-words by 16-bit, fabricated by Mitsubishi's high-performance 0.18µm CMOS technology.

The M5M5W816TP is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The M5M5W816TP is packaged in a 44pin thin small outline mount device, with the outline of 400mil TSOP TYPE(II). It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

The operating temperature range is -40~+85°C

FEATURES

- Single 2.7~3.0V power supply
- Small stand-by current: 0.2µA (3.0V, typ.)
- No clocks, No refresh
- Data retention supply voltage =2.0V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by S#, BC1# and BC2#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention in the I/O bus
- Process technology: 0.18µm CMOS
- Package: 44pin 400mil TSOP TYPE(II)

Version,		D			Stand-by current					Activ e
Operating temperature	Part name	Power Supply	Access time max.	* Ty pical		Ratings (max.)			current	
				25°C	40°C	25°C	40°C	70°C	85°C	lcc1 *(typ.)
I-version	M5M5W816TP -70HI		70ns			_				40mA (10MHz)
-40~+85°C	M5M5W816TP -85HI	2.7~3.0V	85ns	0.5	1.0	2	4	20	40	5mA (1MHz)

^{*} Typical parameter indicates the value for the center of distribution, and not 100% tested.

PIN CONFIGURATION

A4 1 A3 2 A2 3 A1 4 A0 5 S# 6 DQ1 7 DQ2 8 DQ3 9 DQ4 10 Vcc 11 GND 12 DQ5 13 DQ6 14 DQ7 15 DQ8 16 DQ7 15 DQ8 16 W# 17 A15 18 A14 19 A15 22 A17 A16 22 A2 42 A7 41 OE# 40 BC2# 39 BC1# 39 BC1# 39 BC1# 30 DQ16 39 DQ16 39 DQ13 Vcc 34 GND 35 DQ13 Vcc 32 DQ12 31 DQ11 30 DQ10 29 DQ9 DQ9 A18 27 A8 26 A9 A10 A11 21 A16 22		_		_	
A3	A 4	1		44	A 5
A1	Аз	2		43	
A0 5 S# 6 DQ1 7 DQ2 8 DQ3 9 DQ4 10 Vcc 11 GND 12 DQ5 13 DQ6 14 DQ7 15 DQ8 16 DQ7 15 DQ8 16 DQ7 15 DQ8 16 DQ9 DQ9 W# 17 A15 18 A14 19 A13 20 A12 21	A 2	3		42	A 7
S# 6 DQ1 7 DQ2 8 DQ3 9 DQ4 10 Vcc 11 GND 12 DQ5 13 DQ6 14 DQ7 15 DQ8 16 W# 17 A15 18 A14 19 A13 20 A12 21	A 1			41	OE#
DQ1 7 DQ2 8 DQ3 9 DQ4 10 Vcc 11 GND 12 DQ5 13 DQ6 14 DQ7 15 DQ8 16 DQ7 15 DQ8 16 DQ9 W# 17 A15 18 A14 19 A13 20 A12 21 A14 33 DQ16 33 DQ16 34 GND 35 DQ13 32 DQ12 33 Vcc 32 DQ12 30 DQ10 29 DQ9 28 A18 27 A8 26 A9 25 A10 A11	A o			40	BC2#
DQ2 8 37 DQ15 DQ3 9 36 DQ14 DQ4 10 35 DQ13 Vcc 11 GND 12 DQ5 13 Vcc DQ5 13 DQ6 14 DQ7 15 DQ8 16 W# 17 A15 18 A14 19 A13 20 A12 21					BC1#
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			-		DQ16
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			ž		DQ15
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			Ĭ		
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			15		DQ13
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11		_	Š		_
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			/8		Vcc
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			<u> </u>		DQ12
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			[- [-6]		
W# 17 A15 18 A14 19 A13 20 A12 21 A14 24 A11			 		
A15 18 27 A8 A14 19 26 A9 A13 20 25 A10 A12 21 24 A11			•		DQ ₉
A14 19 26 A9 A10 A12 21 24 A11					
A13 20 25 A10 24 A11					A 8
A12 21 24 A11					
. = = ~"					
A16 22 A17					
	A 16	22		_23	A 17

44Pin 400mil TSOP

Outline: 44P3W NC: No Connection

Pin	Function		
A0 ~ A18	Address input		
DQ1 ~ DQ16	Data input / output		
S#	Chip select input		
W#	Write control input		
OE#	Output enable input		
BC1#	Lower Byte (DQ1 ~ 8)		
BC2#	Upper Byte (DQ9 ~ 16)		
Vcc	Power supply		
GND	Ground supply		



8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM

FUNCTION

The M5M5W816TP is organized as 524288-words by 16-bit. These devices operate on a single +2.7~3.0V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

The operation mode are determined by a combination of the device control inputs BC1#, BC2#, S#, W# and OE#. Each mode is summarized in the function table.

A write operation is executed whenever the low level W# overlaps with the low level BC1# and/or BC2# and the low level S#. The address(A0~A18) must be set up before the write cycle and must be stable during the entire cycle.

A read operation is executed by setting W# at a high level and OE# at a low level while BC1# and/or BC2# and S# are in an active state(S#=L).

When setting BC1# at the high level and other pins are in an active stage, upper-byte are in a selectable mode in which both reading and writing are enabled, and lower-byte are in a non-selectable mode. And when setting BC2# at a high level and other pins are in an active stage, lower-byte are in a selectable mode and upper-byte are in a non-selectable mode.

The operating temperature range is -40 ~ +85°C


When setting BC1# and BC2# at a high level or S# at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by BC1#, BC2# and S#.

The power supply current is reduced as low as $0.1\mu A(25^{\circ}C,$ typical), and the memory data can be held at +2.0V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

S#	BC1#	BC2#	W#	OE#	Mode	DQ1~8	DQ9~16	lcc
Н	Χ	Χ	Χ	Χ	Non selection	High-Z	High-Z	Standby
Χ	Н	Н	Χ	Χ	Non selection	High-Z	High-Z	Standby
L	L	Н	L	Χ	Write	Din	High-Z	Active
L	L	Н	Η	L	Read	Dout	High-Z	Active
L	L	Н	Ξ	Η		High-Z	High-Z	Active
L	Н	L	L	Χ	Write	High-Z	Din	Active
L	Н	L	Η	L	Read	High-Z	Dout	Active
L	Н	L	Ξ	Η		High-Z	High-Z	Active
L	L	L	L	Χ	Write	Din	Din	Activ e
L	L	L	Н	L	Read	Dout	Dout	Activ e
L	L	L	Н	Η		High-Z	High-Z	Active

BLOCK DIAGRAM





8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	
Vcc	Supply voltage	With respect to GND	-0.3* ~ +4.6	
Vı	Input voltage	With respect to GND	-0.3* ~ Vcc + 0.3 (max. 4.6V)	V
Vo	Output voltage	With respect to GND	0 ~ Vcc	
Pd	Power dissipation	Ta= 25°C	700	mW
Ta	Operating temperature		- 40 ~ +85	°C
Tstg	Storage temperature		- 65 ~ +150	°C

^{* -3.0}V in case of AC (Pulse width \leq 30ns)

DC ELECTRICAL CHARACTERISTICS

(Vcc=2.7 ~ 3.0V, unless otherwise noted)

O male al					Limits		
Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIH	High-level input voltage			2.2		Vcc+0.2V	
VIL	Low-lev el input v oltage			-0.2 *		0.6	
Vон	High-level output voltage	Iон= - 0.5mA		2.4			V
Vol	Low-level output voltage	IoL=2mA				0.4	
- Ii	Input leakage current	Vı=0 ~ Vcc				±1	μA
lo	Output leakage current BC1# and BC2#=VIH or S#=VIH or OE#=VIH, VI/O=0 ~ Vcc				±1	μΛ	
lcc1	Active supply current	BC1# and BC2# \leq 0.2V, S# \leq 0.2V other inputs \leq 0.2V or \geq Vcc-0.2V	f= 10MHz	-	30	40	
ICCT	(AC,MOS level)	Output - open (duty 100%)	f= 1MHz	-	5	10	^
	Active supply current	BC1# and BC2#=VIL , S#=VIL other pins =VIH or VIL	f= 10MHz	-	30	40	mA
Icc2	(AC,TTL level)	Output - open (duty 100%)	f= 1MHz	-	5	10	
		(1) S# ≧ Vcc - 0.2V,	~ +25°C	-	0.5	2	
	Stand by supply current	other inputs = 0 ~ Vcc	~ +40°C	-	1.0	4	
lcc3	(AC,MOS level)	(2) BC1# and BC2#≧ Vcc - 0.2V S# ≤ 0.2V	~ +70°C	-	-	20	μΑ
		other inputs = 0 ~ Vcc	~ +85°C	-	-	40	
lcc4	Stand by supply current (AC,TTL level)	BC1# and BC2#=Viн or S#=Viн Other inputs= 0 ~ Vcc		-	-	2	mA

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

CAPACITANCE

(Vcc=2.7 ~3.0V, unless otherwise noted)

Symbol	Doromotor	Parameter Conditions		Limits			
Parameter		Conditions	Min	Тур	Max	Units	
Сі	Input capacitance	Vi=GND, Vi=25mVrms, f=1MHz			10	pF	
Со	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz			10	рг	

^{* -3.0}V in case of AC (Pulse width \leq 30ns)

Note 2: Typical parameter indicates the value for the center of distribution at 3.0V, and not 100% tested.




8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS

(Vcc=2.7 ~3.0V, unless otherwise noted)

(1) TEST CONDITIONS

Supply voltage	2.7~3.0V				
Input pulse	V _{IH} =2.4V, V _{IL} =0.4V				
Input rise time and fall time	5ns				
Reference level	VoH=VoL=1.5V Transition is measured ±200mV from steady state voltage.(for ten,tdis)				
Output loads	Fig.1,CL=30pF				
Calput loads	CL=5pF (for ten,tdis)				



(2) READ CYCLE

				Units		
Symbol	Parameter	70HI			85HI	
j		Min	Max	Min	Max	
tcr	Read cycle time	70		85		ns
ta(A)	Address access time		70		85	ns
ta(S)	Chip select 1 access time		70		85	ns
ta(BC1)	Byte control 1 access time		70		85	ns
ta(BC2)	Byte control 2 access time		70		85	ns
ta(OE)	Output enable access time		35		45	ns
tdis(S)	Output disable time after S# high		25		30	ns
tdis(BC1)	Output disable time after BC1# high		25		30	ns
tdis(BC2)	Output disable time after BC2# high		25		30	ns
tdis(OE)	Output disable time after OE# high		25		30	ns
ten(S)	Output enable time after S# low	10		10		ns
ten(BC1,2)	Output enable time after BC1#,BC2# low	5		5		ns
ten(OE)	Output enable time after OE# low	5		5		ns
t∨(A)	Data valid time after address	10		10	·	ns


^{*5}ns in case of using either BC1# or BC2#


(3) WRITE CYCLE

			Lir	nits		
Symbol	Parameter	70	70HI		85HI	
,		Min	Max	Min	Max	
tcw	Write cycle time	70		85		ns
t _w (W)	Write pulse width	55		60		ns
tsu(A)	Address setup time	0		0		ns
tsu(A-WH)	Address setup time with respect to W#	65		70		ns
tsu(BC1)	Byte control 1 setup time	65		70		ns
tsu(BC2)	Byte control 2 setup time	65		70		ns
tsu(S)	Chip select setup time	65		70		ns
tsu(D)	Data setup time	35		45		ns
th(D)	Data hold time	0		0		ns
trec(W)	Write recovery time	0		0		ns
tdis(W)	Output disable time from W# low		25		30	ns
tdis(OE)	Output disable time from OE# high		25		30	ns
ten(W)	Output enable time from W# high	5		5		ns
ten(OE)	Output enable time from OE# low	5		5		ns




8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM







8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM




- Note 3: Hatching indicates the state is "don't care".
- Note 4: A Write occurs during S# low overlaps BC1# and/or BC2# low and W# low.
- Note 5: When the falling edge of W# is simultaneously or prior to the falling edge of BC1# and/or BC2# or the falling edge of S#, the outputs are maintained in the high impedance state.
- Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.

MITSUBISHI LSIs

M5M5W816TP-70HI, 85HI



8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM





8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS

0 1 1	Б			Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Units	
Vcc (PD)	Power down supply voltage			2.0			V
VI (BC)	Byte control input BC1# & BC2#			2.0			V
VI (S)	Chip select input S#			2.0			V
		Vcc=2.0V	~ +25°C	-	0.1	1.5	
Icc (PD)	Power down	(1) S# ≥ Vcc - 0.2V, other inputs = 0 ~ Vcc	~ +40°C	-	0.2	3	
100 (10)	supply current	(2) BC1# and BC2#≥ Vcc - 0.2V	~ +70°C	-	-	15	μA
		S#≦ 0.2V other inputs = 0 ~ Vcc		-	-	30	


Note 2: Typical parameter of Icc(PD) indicates the value for the center of distribution at 2.0V, and not 100% tested.

(2) TIMING REQUIREMENTS


		Parameter T. J. Hel		11. 1		
Symbol	Parameter	Test conditions	Min	Тур	Max	Units
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		5			ms

(3) TIMING DIAGRAM

BC# control mode



S# control mode



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.