OKI Semiconductor

This version: Jul. 2000 Previous version: May 1998

MSM9842

Playback LSI with Built-in FIFO

This document contains minimum specifications. For full specifications, please contact your nearest Oki office or representative.

GENERAL DESCRIPTION


The MSM9842 is a mono/stereo playback LSI with a built-in 1K bit FIFO for easy interface with external systems or non-semiconductor memory. It utilizes multiple playback modes, including the new ADPCM2 algorithm, which allows for even higher quality sound reproduction. The playback function of the MSM9842 is controlled by an MCU via 8/16-bit bus interface.

FEATURES


- 16/8-bit bus interface support
- FIFO capacity: User-definable (256/512/1024 bits) (buffering time of 32 ms when using 8 kHz sampling frequency, 4-bit ADPCM2/ADPCM, and in monaural playback)
- Supports four compression algorithms for playback:
 4, 5, 6, 7, 8-bit ADPCM2; 4-bit ADPCM; 8; 16-bit PCM; and 8-bit Nonlinear PCM
- Sampling frequency: 4.0 kHz, 6.4 kHz, 8.0 kHz, 12.8 kHz, 16.0 kHz, 32.0 kHz (fosc=4.096 MHz)
- Sampling frequency: 22.05 kHz, 44.1 kHz (fosc=5.6448 MHz)
- DMA interface support
- Volume control (8 steps: 0 dB to -21 dB)
- Built-in 14-bit D/A converter
- Built-in low pass filter (LPF)
- Power supply voltage: 2.7 V to 5.5 V
- Package:

56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name: MSM9842GA)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC: No Connection

56-pin plastic QFP

PIN DESCRIPTIONS

Symbol	Туре	Description					
D15-D8		For 8-bit bus interface, the command allows these pins to be configured to be inputs to input					
	1/0	data to and from an external memory. Otherwise, these pins are configured to be inputs only.					
D10 D0	1/0	For 16-bit interface, these pins are a bidirectional data bus to input data to and from an external					
		microcontroller and memory.					
D7-D0	1/0	Birirectional data bus to input data and output status to and from an external microcontroller					
		and memory.					
WR	ı	Nrite pulse input pin. This pin pulses "L" when command or voice data is input to D15-D0 pins					
RD	ı	Read pulse input pin. This pin pulses "L" when status is output to D7-D0 pins.					
CS	I	Accepts write pulse and read pulse when this pin is "L". Does not accept write pulse and read					
		pulse when this pin is "H".					
D/C	I	Voice data is input to D15-D0 pins when this pin is "H". Command is input to and status is					
D/G		output from D7-D0 pins when this pin is "L".					
BUSY	0	This pin outputs a "L" level during, PLAYBACK or PAUSE.					
EMP	0	"H" level indicates that there is no data in FIFO memory. Active "H" can be changed to active "L"					
LIVII		by command input.					
	0	"H" level indicates that more than half of the FIFO memory space is filled with data.					
MID		Voice synthesis starts when MID changes to "H" level. Active "H" can be changed to active "L"					
MID		by command input. This pin outputs a synchro signal for voice data input when non-use of FIFO					
		is selected.					
		"H" level indicates that FIFO memory is full of data. This pin is "H" and data cannot be written in					
FUL/DREQR	0	FIFO memory. Active "H" can be changed to active "L" by command input.					
I UL/DNLQN	U	When DMA transfer is selected, "H" level DREQR outputs a signal to request a DMA transfer.					
		Active "H" can be changed to active "L" by command input.					
	I	When stereo playback is selected and CH is "H", voice data is written in right FIFO memory, and					
		the EMP, MID or FUL pin outputs the status of right FIFO memory.					
		When CH is "L", data is written in right FIFO memory, and the EMP, MID or FUL pin outputs the					
CH/DACKR		status of left FIFO memory. Set this pin to "L" during monophonic playback.					
		When DMA transfer and stereo playback are selected, DACKR is selected. In this case, DACKR					
		outputs a DMA transfer acknowledge signal. When DACKR is "L", the $\overline{10W}$ signal is accepted.					
		Active "L" can be changed to active "H" by command input.					
DDEOL	0	When DMA transfer is selected, "H" level DREQL outputs a signal to request a DMA transfer.					
DREQL	0	Active "H" can be changed to active "L" by command input.					
	I	DACKL inputs a signal when DMA transfer is permitted by the DMA controller. When DACKL					
DACKL		is "L", $\overline{\text{IOW}}$ signal is accepted. When stereo playback is selected, DACKL is a DMA transfer					
		acknowledge signal for left FIFO memory. Active "L" can be changed to active "H" by command					
		input. If DMA transfer is not used, set this pin to "H" level.					

PIN DESCRIPTIONS

Symbol	Туре	Description				
ĪŌW	ı	Signal to write external memory data to MSM9842 during DMA transfer.				
		If DMA transfer is not used, set this pin to "H" level.				
DASD	0	16-bit serial data output pin when external DAC is used.				
SOCK	0	Synchronizing clock for 16-bit serial data input when external DAC is used.				
XT	ı	scillator connection pins. When external clock is used, input clock into XT pin and leave $\overline{\text{XT}}$				
\overline{XT}	0	pin open.				
VCK	0	Outputs sampling frequency selected at playback. This sampling frequency is used as a				
		synchronizing signal when external DAC is used.				
RESET	I	When this pin is "L", the LSI is initialized.				
TEST0						
TEST1	1	Pins for testing. Set the pins to "L".				
TEST2						
TEST3	1	Pin for testing. Set the pin to "H".				
TEST4	0	Pin for testing. Set the pin to "OPEN".				
AOUTL	0	Left side output pin for built-in LPF. This is the output pin of playback wavefroms, and is				
AUUTL		connected to the amplifier for driving speakers.				
AOUTD	0	Right side output pin for built-in LPF. This is the output pin of playback wavefroms, and is				
AOUTR		connected to the amplifier for driving speakers.				
DV_DD	_	Digital power supply pin. Insert a minimum 0.1 μF bypass capacitor between this pin and				
		DGND pin.				
DGND	_	Digital GND pin.				
AV _{DD}		Analog power supply pin. Insert a minimum 0.1 µF bypass capacitor between this pin and				
		AGND pin.				
AGND	_	Analog GND pin.				

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	Ta=25°C	-0.3 to + 7.0	V
Input Voltage	V _{IN}	Ta=25°C	-0.3 to V _{DD} + 0.3	V
Storage Temperature	T _{STG}	_	-55 to + 155	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Power Supply Voltage	V_{DD}	DGND=AGND=0V	2.7 to 5.5	V
Operating Temperature	T _{OP}	_	-40 to +85	°C
Master Clock Frequency	f _{OSC}	_	4.0 to 6.0	MHz

ELECTRICAL CHARACTERISTICS

DC Characteristics

DV_{DD}=AV_{DD}=2.7 to 5.5V, DGND=AGND=0V, Ta=-40 to +85°C

DVDD=AVDD=2.1 to 3.3v, DdivD=AdivD=0v, 1a=-40 to +63 to						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High-level Input Voltage	V_{IH}	_	$V_{DD} \times 0.85$	_	_	V
Low-level Input Voltage	V _{IL}	_	_	_	$V_{DD} \times 0.2$	V
High-level output Voltage	V _{OH}	I _{OH} =-40 μA	V _{DD} -0.3	_	_	V
Low-level output Voltage	V _{OL}	I _{OL} =2 mA	_	_	0.45	V
High-level Input Current (*1)	I _{IH1}	$V_{IH=}V_{DD}$	_	_	10	μΑ
High-level Input Current (*2)	I _{IH2}	$V_{IH=}V_{DD}$	_	_	20	μΑ
High lovel Input Current (*2)	I _{IH3}	$DV_{DD}=AV_{DD}=4.5$ to 5.5 V, $V_{IH}=V_{DD}$	30	150	300	μΑ
High-level Input Current (*3)		$DV_{DD}=AV_{DD}=2.7$ to 3.6 V, $V_{IH}=V_{DD}$	10	50	100	μΑ
Low-level Input Current (*1)	I _{IL1}	V_{IL} DGND	-10	_	_	μΑ
Low-level Input Current (*2)	I _{IL2}	V _{IL=} DGND	-20	_	_	μА
Operating Current consumption	I _{DD}	DV _{DD} =AV _{DD} =4.5 to 5.5 V, fosc=4.096 MHz, whithout load	_	15	30	mA
Operating Current consumption		DV _{DD} =AV _{DD} =2.7 to 3.6 V, fosc=4.096 MHz, whithout load	_	10	20	mA
Charles Coursel agreementing	I _{DDS}	At power down, without load Ta=-40 to +70°C	_	_	10	mA
Stanby Current consumption		At power down, without load Ta=-40 to +85°C	_	_	50	mA


^{*1} Applicable to input excluding XT pin.

^{*2} Applicable to XT pin.


^{*3} Applicable to TEST0, TEST1.

CPU INTERFACE EXAMPLES

1) Interface when DMA controler is used (16-bit bus)




2) MCU & external memory interface (16-bit bus)



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the

product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 2000 Oki Electric Industry Co., Ltd.