Preferred Device

Triacs

Silicon Bidirectional Thyristors

Designed for high volume, low cost, industrial and consumer applications such as motor control; process control; temperature, light and speed control.

Features

- Small Size Surface Mount DPAK Package
- Passivated Die for Reliability and Uniformity
- Blocking Voltage to 800 V
- On–State Current Rating of 4.0 A RMS at 108°C
- High Immunity to dv/dt 500 V/μs at 125°C
- High Immunity to di/dt 6.0 A/ms at 125°C
- Epoxy Meets UL 94, V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V
 Machine Model, C > 400 V

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Peak Repetitive Off–State Voltage (Note 1) (T _J = -40 to 125°C, Sine Wave, 50 to 60 Hz, Gate Open)	V _{DRM,} V _{RRM}		V	
MAC4DCM MAC4DCN		600 800		
On–State RMS Current (Full Cycle Sine Wave, 60 Hz, T _C = 108°C)	I _{T(RMS)}	4.0	Α	
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, T _J = 125°C)	I _{TSM}	40	A	
Circuit Fusing Consideration (t = 8.3 msec)	I ² t	6.6	A ² sec	
Peak Gate Power (Pulse Width ≤ 10 μsec, T _C = 108°C)	P _{GM}	0.5	W	
Average Gate Power (t = 8.3 msec, T _C = 108°C)	P _{G(AV)}	0.1	W	
Peak Gate Current (Pulse Width ≤ 10 μsec, T _C = 108°C)	I _{GM}	0.5	Α	
Peak Gate Voltage (Pulse Width ≤ 10 μsec, T _C = 108°C)	V_{GM}	5.0	V	
Operating Junction Temperature Range	T_J	-40 to 125	°C	
Storage Temperature Range	T _{stg}	-40 to 150	°C	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


 V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the device are exceeded.



ON Semiconductor®

http://onsemi.com


TRIACS 4.0 AMPERES RMS 600 – 800 VOLTS



MARKING DIAGRAMS




DPAK CASE 369C STYLE 6





DPAK-3 CASE 369D STYLE 6



Y = Year WW = Work Week x = M or N

PIN ASSIGNMENT			
1	Main Terminal 1		
2	Main Terminal 2		
3	Gate		
4	Main Terminal 2		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance – Junction–to–Case – Junction–to–Ambient – Junction–to–Ambient (Note 2)	R _{θJC} R _{θJA} R _{θJA}	3.5 88 80	°C/W
Maximum Lead Temperature for Soldering Purposes (Note 3)	TL	260	°C

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted; Electricals apply in both directions)

Characteristic	Symbol	Min	Тур	Max	Unit	
DFF CHARACTERISTICS						
$\label{eq:peak_repetitive_Blocking_Current} \begin{aligned} \text{Peak Repetitive Blocking Current} \\ \text{(V_D = Rated V_{DRM}, V_{RRM}; Gate Open)} & T_J = 25^{\circ}\text{C} \\ & T_J = 125^{\circ}\text{C} \end{aligned}$	I _{DRM,} I _{RRM}	_ _	_ _	0.01 2.0	mA	
ON CHARACTERISTICS						
Peak On–State Voltage (Note 4) (I _{TM} = ±6.0 A)	V _{TM}	-	1.3	1.6	V	
Gate Trigger Current (Continuous dc) (V_D = 12 V, R_L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	I _{GT}	8.0 8.0 8.0	12 18 22	35 35 35	mA	
Gate Trigger Voltage (Continuous dc) (V_D = 12 V, R_L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	V _{GT}	0.5 0.5 0.5	0.8 0.8 0.8	1.3 1.3 1.3	V	
Gate Non–Trigger Voltage (Continuous dc) (V _D = 12 V, R _L = 100 Ω) MT2(+), G(+); MT2(+), G(-); MT2(-), G(-) T _J = 125 $^{\circ}$ C	V_{GD}	0.2	0.4	-	V	
Holding Current $(V_D = 12 \text{ V, Gate Open, Initiating Current} = \pm 200 \text{ mA})$	I _H	6.0	22	35	mA	
Latching Current (V_D = 12 V, I_G = 35 mA) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	IL	- - -	30 50 20	60 80 60	mA	

DYNAMIC CHARACTERISTICS

Characteristic		Min	Тур	Max	Unit
Rate of Change of Commutating Current ($V_D = 400~V$, $I_{TM} = 4.0~A$, Commutating dv/dt = 18 V/ μ sec, Gate Open, $T_J = 125^{\circ}$ C, $f = 250~Hz$, $CL = 5.0~\mu$ F, $LL = 20~mH$, No Snubber) (See Figure 16)	di/dt(c)	6.0	8.4	1	A/ms
Critical Rate of Rise of Off–State Voltage $(V_D = 0.67 \text{ X Rated V}_{DRM}, \text{Exponential Waveform, Gate Open, T}_J = 125^{\circ}\text{C})$	dv/dt	500	1700	ı	V/μs

- 2. These ratings are applicable when surface mounted on the minimum pad sizes recommended.
- 3. 1/8" from case for 10 seconds.
- 4. Pulse Test: Pulse Width \leq 2.0 msec, Duty Cycle \leq 2%.


ORDERING INFORMATION

Device	Package Type	Package	Shipping [†]
MAC4DCM-001	DPAK-3	369D	75 Units / Rail
MAC4DCMT4	DPAK	369C	16 mm Tape & Reel (2.5 k / Reel)
MAC4DCN-001	DPAK-3	369D	75 Units / Rail
MAC4DCNT4	DPAK	369C	16 mm Tape & Reel (2.5 k / Reel)


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V_{DRM}	Peak Repetitive Forward Off–State Voltage
I _{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Reverse Off–State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On–State Voltage
I _H	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.




Figure 1. RMS Current Derating




Figure 2. On-State Power Dissipation




Figure 3. On-State Characteristics




Figure 4. Transient Thermal Response




Figure 5. Typical Gate Trigger Current versus Junction Temperature





Figure 6. Typical Gate Trigger Voltage versus Junction Temperature



T_J, JUNCTION TEMPERATURE (°C)

Figure 7. Typical Holding Current versus
Junction Temperature




Figure 8. Typical Latching Current versus Junction Temperature




Figure 9. Exponential Static dv/dt versus Gate-MT1 Resistance, MT2(+)




Figure 10. Exponential Static dv/dt versus Gate–MT1 Resistance, MT2(–)




Figure 11. Exponential Static dv/dt versus Peak Voltage, MT2(+)




Figure 12. Exponential Static dv/dt versus Peak Voltage, MT2(-)




Figure 13. Typical Exponential Static dv/dt versus Junction Temperature, MT2(+)

Figure 14. Typical Exponential Static dv/dt versus Junction Temperature, MT2(-)





Figure 15. Critical Rate of Rise of Commutating Voltage




Note: Component values are for verification of rated (di/dt)_c. See AN1048 for additional information.

Figure 16. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)_c

PACKAGE DIMENSIONS

DPAK CASE 369C **ISSUE O**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES MILLIMETER			IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	


STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2


- **SOLDERING FOOTPRINT**



PACKAGE DIMENSIONS

DPAK-3 CASE 369D-01 ISSUE B





NOTES:

- DIMENSIONING AND TOLERANCING PER
 ANSI V14 FM 1082
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		ICHES MILLIMETE	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 6:

PIN 1. MT1

4.

- 2. MT2 3 GATE
 - GATE MT2

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com