查询MB3793供应商

FUJITSU SEMICONDUCTOR DATA SHEET

DS04-27402-2E

WWW.DZSC.COM

8-PIN PLASTIC DIP

(DIP-8P-M01)

8-PIN PLASTIC SOL (FPT-8P-M02)

WWW.DZSC.CO

捷多邦,专业PCB打样工厂,24小时加急出货

ASSP POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

MB3793-42/30

DESCRIPTION

The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer.

A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fail-safe function for various application systems.

Two models with detection voltages of 4.2 and 3.0 V are available. There is also a mask option that can detect voltages of 4.9 to 3.0 V in 0.1-V steps.

The model numbers are MB3793-42 or -30 corresponding to the detected voltage. The model number and package code are as shown below.

Model No.	Package code	Detection voltage		
MB3793-42	3793-A	4.2 V		
MB3793-30	3793-N	3.0 V		


FEATURES

- Precise detection of power voltage fall: ±2.5%
- Detection voltage with hysteresis
- Low power dispersion: ICC = 27 μ A (reference)
- Internal dual-input watchdog timer
- Watchdog-timer halt function (by inhibition pin)
- Independently-set watchdog and reset times
- Mask option for detection voltage (4.9 to 3.0 V, 0.1-V steps)



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	RESET	Outputs reset	5	Vcc	Power supply
2	CTW	Sets monitoring time	6	INH	Inhibits watchdog timer function
3	CTP	Sets power-on reset hold time	7	CK2	Inputs clock 2
4	GND	Ground	8	CK1	Inputs clock 1

■ BLOCK DIAGRAM



BLOCK FUNCTIONS

1. Comp. S

Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (Vs) that is the result of dividing the power voltage (Vcc) by resistors 1 and 2. When Vs falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality within 1 μ s when the power is cut or falls abruptly.

2. Comp. O

Comp. O is a comparator to control the reset signal (RESET) output and compares the threshold voltage with the voltage at the CTP pin for setting the power-on reset hold time. When the voltage at the CTP pin exceeds the threshold voltage, resetting is canceled.

3. Reset output buffer

Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.

4. Pulse generator

The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.

5. Watchdog timer

The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse.


6. Inhibition pin

The inhibition (INH) pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped.

7. Flip-flop circuit

The flip-flop circuit RSFF1 controls charging and discharging of the power-on reset hold time setting capacity (CTP). The flip-flop circuit RSFF2 switches the charging accelerator for charging CTP during resetting on/off. This circuit only functions during resetting and does not function at power-on reset.

STANDARD CONNECTION



tpr (ms) \approx A x CTP (μ F)

twd (ms) \approx B x CTw (μ F) + C x CTP (μ F)

However, when $\frac{C_{TP}}{C_{TW}} \le about 10$,

twp (ms) \approx B x CTw (μ F)

twr (ms) \approx D x CTP (μ F)

Values of A, B, C, and D


Model No.	Α	В	С	D	Remark
MB3793-42	1300	1500	3	100	
MB3793-30	750	1600	4	55	


(Example) When CTP = 0.1 μF and CTW = 0.01 μF ,

• MB3793-42	• MB3793-30
tpr ≈ 130 [ms]	tpr ≈ 75 [ms]
twD≈ 15 [ms]	twD ≈ 16 [ms]
twR ≈ 10 [ms]	twr ≈ 5.5 [ms]

■ TIMING CHART


1. Basic operation (Positive clock pulse)







2. Basic operation (Negative clock pulse)

3. Single-clock input monitoring (Positive clock pulse)





4. Inhibition operation (Positive clock pulse)



5. Clock pulse input (Positive clock pulse)

OPERATION SEQUENCE

The operation sequence is explained by using Timing Chart 1.

The following item numbers correspond to the numbers in Timing Chart 1.

- (1) When the power voltage (VCC) reaches about 0.8 V (VCCL), a reset signal is output.
- (2) When Vcc exceeds the rising-edge detection voltage (VsH), charging of power-on reset hold time setting capacitance (CTP) is started. VsH is about 4.3 V in the MB3793-42 and 3. 07 V in the MB3793-30.
- (3) When the voltage at the CTP pin setting the power-on reset hold time exceeds the threshold voltage (Vth), resetting is canceled and the voltage at the RESET pin changes to High level to start charging of the watchdog-timer monitoring time setting capacitance (CTw). Vth is about 3.6 V in the MB3793-42 and 2.4 V in the MB3793-30.

The power-on reset hold time (tPR) can be calculated by the following equation.

tpr (ms) \approx A x CTP (μ F)

Where, A is about 1300 in the MB3793-42 and 750 in the MB3793-30.

- (4) When the voltage at the CTW pin setting the monitoring time reaches High level (VH), CTW switches to discharging from charging. VH is about 1.24 V (reference value) in both the MB3793-42 and MB3793-30.
- (5) When clock pulses are input to the CK2 pin during CTW discharging after clock pulses are input to the CK1 pin—positive-edge trigger, CTW switches to charging.
- (6) If clock pulse input does not occur at either the CK1 or CK2 clock pins during the watchdog-timer monitoring time (two), the CTW voltage falls below Low level (VL), a reset signal is output, and the voltage at the RESET pin changes to Low level. VL is about 0.24 V in both the MB3793-42 and MB3793-30.

twp can be calculated from the following equation.

twd (ms) \approx B x CTW (μ F) + C x CTP (μ F)

Where, B is about 1500 in the MB3793-42 and 1600 in the MB3793-30. C is about 3 in the MB3793-42 and 4 in the MB3793-30; it is much smaller than B.

Hence, when $\frac{C_{TP}}{C_{TW}} \le 10$, the calculation can be simplified as follows: twp (ms) \approx B x CTW (μ F)

(7) When the voltage of the CTP pin exceeds Vth again as a result of recharging CTP, resetting is canceled and the watchdog timer restarts monitoring.

The watchdog timer reset time (twR) can be calculated by the following equation.

twr (ms) \approx D x CTP (μ F)

Where, D is about 100 in the MB3793-42 and 55 in the MB3793-30.

- (8) When VCc falls below the rising-edge detection voltage (VSL), the voltage of the CTP pin falls and a reset signal is output, and the voltage at the RESET pin changes to Low level. VSL is about 4.2 V in the MB3793-42 and 3.0 V in the MB3793-30.
- (9) When Vcc exceeds VSH, CTP begins charging.
- (10) When the voltage of the CTP pin exceeds Vth, resetting is canceled and the watchdog timer restarts.

(11) When an inhibition signal is input (INH pin is High level), the watchdog timer is halted forcibly.

In this case, Vcc monitoring is continued ((8) - (9)) without the watchdog timer.

- The watchdog timer does not function unless this inhibition input is canceled.
- (12) When the inhibition input is canceled (INH pin is Low level), the watchdog timer restarts.
- (13) When the Vcc voltage falls below VsL after power-off, a reset signal is output.

Similar operation is also performed for negative clock-pulse input (Timing Chart 2).

Short-circuit the clock pins CK1 and CK2 to monitor a single clock. The basic operation is the same but the clock pulses are monitored at every other pulse (Timing Chart 3).

				(Ta = +25°C	
Parameter Power voltage*		Symbol	LImits	Symbo V	
		Vcc	-0.3 to +7		
	CK1	Vck1			
Input voltage	CK2	VCK2	-0.3 to +7	V	
	INH	Vinh			
Reset output voltage (direct current)	RESET	Iol Ioн	-10 to +10	mA	
Allowable loss (Ta ≤ +85°C)	PD	200	mW	
Storage temperature		Tstg	-55 to +125	°C	

ABSOLUTE MAXIMUM RATINGS

*The power voltage is based on the ground voltage (0 V).

Note: Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit			
Falameter	Symbol	Min.	Typical	Max.	Unit	
Reset (RESET) output current	Iol Ioн	-5	-	+5	mA	
Power-on reset hold time setting capacity	Стр	0.001	-	10	μF	
Watchdog-timer monitoring time setting capacity	Стw	0.001	-	1	μF	
Watchdog timer monitoring time	tWD	0.1	-	1500	ms	
Operating ambient temperature	Та	-40	-	+85	°C	

Note: These recommended operation conditions guarantee normal logic operation of an LSI circuit. The limits of the AC and DC electrical characteristics are guaranteed within these recommended conditions.

ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Limits Parameter Symbol **Test Conditions** Unit Typical Min. Max. Watchdog timer operation* 27 ICC1 -50 MB3793-42 μΑ Watchdog timer halt** ICC2 25 45 -Power current Watchdog timer operation* 25 45 ICC1 -MB3793-30 μΑ Watchdog timer halt** 24 45 Icc₂ -Ta = +25°C 4.10 4.20 4.30 Vsl Vcc falling V Ta = -40 to +85°C 4.20 4.35 4.05 MB3793-42 Ta = +25°C 4.20 4.30 4.40 Vsн Vcc rising V Ta = -40 to +85°C 4.15 4.30 4.45 **Detection voltage** Ta = +25°C 2.90 3.00 3.10 Vcc falling V Vsl Ta = -40 to +85°C 2.85 3.00 3.15 MB3793-30 Ta = +25°C 2.97 3.07 3.17 Vsн Vcc rising V Ta = -40 to +85°C 2.92 3.07 3.22 Detection voltage MB3793-42 50 100 150 mV hysteresis difference VSHYS VSH - VSL MB3793-30 30 70 110 mV VthCH (1.4)1.9 (2.5)V -Clock-input threshold voltage V VthCL (0.8)1.3 -(1.8)V Clock-input hysteresis VCHYS 0.6 (0.4)(0.8)-Inhibition-input threshold voltage VthIN 1.5 V -0.8 2.0 CK1 Ιн VCK = VCC -0 1.0 μΑ Input current CK2 ١L VCK = 0 V-1.0 0 μΑ INH -IRESET = -5 mA4.75 V Vон 4.5 -MB3793-42 Vol IRESET = +5 mA0.12 0.4 V -Reset output voltage V Vон IRESET = -3 mA2.8 3.10 -MB3793-30 VOL IRESET = +3 mA 0.12 0.4 V -1.2 V Reset-output minimum power voltage VCCL $IRESET = +50 \mu A$ 0.8

(Vcc = +5 V (MB3793-42), Vcc = +3.3 V (MB3793-30), Ta = +25°C)

*At clock input pins CK1 and CK2, the pulse input frequency is 1 kHz and the pulse amplitude is 0 V to Vcc.

**Inhibition input is at High level.

2. AC Characteristics


Parameter		Symbol	Test Conditions	Limits			Unit
			Test Conditions	Min.	Typical	Max.	Unit
Power-on reset hold time	MB3793-42	top	CTP = 0.1 μF	80	130	180	ms
	MB3793-30	tPR	CTP = 0.1 μF	30	75	120	ms
Watchdog timer monitoring time	MB3793-42	twp	Cτw = 0.01 μF	7.5	15	22.5	ms
	MB3793-30		$CTP = 0.1 \ \mu F$	8	16	24	ms
Watchdog timer reset time	MB3793-42	twr	Ctp = 0.1 μF	5	10	15	ms
	MB3793-42	IVVK		2.0	5.5	9	ms
Clock (CK1, CK2) input pulse duration		tCKW	-	500	-	-	ns
Reset (RESET) output transition time*	Rising	t⊤∟н	CL = 50pF	-	-	500	ns
	Falling	t⊤н∟	CL = 50pF	-	-	500	ns

(Vcc = +5 V (MB3793-42), Vcc = +3.3 V (MB3793-30), Ta = +25°C)


*The voltage range is 10% to 90% at testing the reset output transition time.

■ WATCHDOG TIMER USE EXAMPLE


1. Monitoring Two Clocks




2. Monitoring Single Clock





3. Watchdog Timer Stopping







■ REFERENCE CHARACTERISTIC CURVES (FOR MB3793-42)





■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.