FUJITSU SEMICONDUCTOR DATA SHEET

DS04-13514-2E

WWW.DZSC.COM

捷多邦,专业PCB打样工厂,24小时加急出货

Linear IC Converter

CMOS D/A Converter for Digital Tuning

MB40D001

DESCRIPTION

The MB40D001 is an 8-bit D/A converter with 12 built-in channels. The 12 sets of analog outputs have built-in OP amps to enable use with large current drive applications.

CS (chip select) data input/output format is used to enable connection to a serial bus. A built-in 12-bit I/O expander provides serial <=> parallel conversion (8 of the 12 bits are also used with analog output).

The MB40D001 can be adapted for microcontroller port expansion, or replacement of electronic volume control or semi-fixed calibration resistance.

Also, the MB40D001 is function- and pin-compatible with the MB88146A, for easy replacement when reducing WWW.0ZSC.COM sysytem operating voltage.


FEATURES

- Supply voltage 2.7 V to 3.6 V (Power consumption 0.7 mW/ch typ.)
- Compact package: SSOP-24
- R-2R type 8-bit D/A converter with 12 built-in channels
- Built-in 12-bit I/O expander (8 of 12 bits also used with analog output)
- Built-in analog amplifier (sink current max. 0.4 mA, source current max. 1.0 mA)
- Built-in power-on detector circuit (detects VccD power-on, and performs initialization)
- Separate MCU interface power supply (VccD), OP amp supply (VccA), D/A converter supply VDD
- Analog output range 0 V to VccA.
- Serial data input/output operation to maximum of 2.5 MHz (1.5 MHz in cascade operation)
 CMOS process
- CMOS process

PACKAGES



■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin no.	Symbol	Description
1 to 4	AO ₁ to AO ₄	D/A converter analog output pins (V _{DD} -GND output). (Default state: #00 setting level output)
5 to 12	D ₁₁ /AO ₅ to D ₄ /AO ₁₂	I/O expander parallel I/O pins (VccA/GND output 0.5 VccA/0.2 VccA input), also used as D/A converter analog output pins (V_{DD} - GND output). Pin state is controlled by input data. See "Data Configuration". (Default state: Input mode, high-impedance state.)
13	Vdd*1	D/A converter reference power supply pin.
14	VccD*1	MCU interface power supply (Power supply for I/O expander).
15 to 18	D ₃ to D ₀	I/O expander parallel I/O pins (VccD/GND output 0.5 VccD/0.2VccD input). Pin state is controlled by input data. See "Data Configuration". (Default state: Input mode, high-impedance state.)
19	CLK*2	Shift clock input pin. When \overline{CS} = "L", SI data is loaded into the shift register at the rise of the shift clock signal.
20	SI*2	Data input pin (serial input pin). Used for 16-bit serial data input.
21	SO	Data output pin (serial output pin). First-bit (LSB) data from the 16-bit shift register is output in synchronization with the fall of the shift clock signal. When $\overline{CS} = "H"$, this pin is in high impedance state.
22	CS*2	Chip select signal input pin. Input to shift registers is enabled when the \overline{CS} signal falling edges. Shift register contents can be executed when the \overline{CS} signal rising edges.
23	VccA*1	Analog unit power supply pin (Power supply for the OP amp.).
24	GND	Common GND pin.

*1: Be sure that $V_{CC}A \ge V_{CC}D$, and that $V_{CC}A \ge V_{DD}$. *2: Do not leave this pin in floating state.

BLOCK DIAGRAM



■ DATA CONFIGURATION

1. Data Configuration

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	

2. Channel Select

D3	D2	D1	D0	Function
0	0	0	0	Don't Care/special function
0	0	0	1	AO1 selected
0	0	1	0	AO ₂ selected
to	to	to	to	to
1	0	1	1	AO ₁₁ selected
1	1	0	0	AO ₁₂ selected
1	1	0	1	I/O expander (serial \rightarrow parallel)
1	1	1	0	I/O expander (parallel \rightarrow serial)
1	1	1	1	Expander status register (ESR)

3. Setting Data

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	Analog output voltage level
×	×	×	×	×	×	×	×	0	0	0	0	Don't Care
to	Don't Care											
×	×	×	×	×	×	×	×	1	0	1	1	Don't Care
0	0	0	0	0	0	0	0	1	1	0	0	GND (all channels)
0	0	0	0	0	0	0	1	1	1	0	0	$V_{DD}/256 \times 1$ (all channels)
0	0	0	0	0	0	1	0	1	1	0	0	$V_{DD}/256 \times 2$ (all channels)
to												
1	1	1	1	1	1	1	0	1	1	0	0	$V_{DD}/256 \times 254$ (all channels)
1	1	1	1	1	1	1	1	1	1	0	0	$V_{DD}/256 \times 255$ (all channels)
×	×	×	×	×	×	×	×	1	1	0	1	High impedance (I/O expander state)*
×	×	×	×	×	×	×	×	1	1	1	0	Reset (state when power is ON)
×	×	×	×	×	×	×	×	1	1	1	1	Don't Care

• Don't Care/special function (Channel select = "0000")

×: Don't care *: Hi-Z output on all channels of AO₅ through AO12

DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 Analog output voltage level 0 0 0 0 0 0 0 0 GND 0 0 0 0 $V_{DD}/256 \times 1$ 0 0 0 0 0 0 0 1 0 0 0 0 $V_{DD}/256 \times 2$ 0 0 0 0 0 0 1 0 0 0 0 0 0 1 $V_{DD}/256 \times 3$ 0 0 0 0 0 1 0 0 0 0 to 1 1 1 1 1 1 0 1 0 0 0 0 $V_{\text{DD}}/256\times253$ $V_{DD}/256 \times 254$ 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 $V_{DD}/256 \times 255$ High impedance (I/O expander state)* 0 0 0 1 \times \times \times Х \times \times Х × 0 0 1 0 Don't Care Х Х Х \times Х \times Х \times Don't Care to 1 1 1 1 Don't Care Х Х Х Х × × \times Х

• D/A Converter (Channel select = "0001" to "1100")

 $\times:$ Don't care $\ \ *:$ Only AO5 through AO12 output is valid

I/O Expander [Channel select = "1101"]: Serial → Parallel Conversion
 Performs parallel conversion of data bits D4 to DF for output on pins D₀ to D₁1.
 Note that only those pins designated for output in the ESR (expander status register) are output.

Shift register

\Rightarrow	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	ţ
	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow					
	D 11	D 10	D9	D8	D7	D ₆	D5	D4	Dз	D ₂	D1	D_0	Para	allel I	/O pir	าร (อเ	utput state)

• I/O Expander [Channel select = "1110"]: Parallel \rightarrow Serial Conversion

Writes data from D_0 to D_{11} pins to bits D4 to DF in the shift register.

Data is output to the SO pin on the shift clock (CLK) signal (The first 4 bits output data D0 to D3, so the converted output should be read as data bits 5 through 16.).

Note that the data value is "0" for pins designated for output in the ESR (expander status register) as well as analog output pins.

Shift register

⇒	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	\Rightarrow
	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow					
	D11	D 10	D9	D8	D7	D ₆	D₅	D4	Dз	D ₂	D1	Do	Para	allel I/	O pin	s (ou	tput state)

• Expander Status Register [Channel select = "1111"]

Shift register

\Rightarrow	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	ESR
	\downarrow												
	D11	D 10	D9	D8	D7	D_6	D₅	D4	D3	D_2	D1	D_0	

This register sets the status of each pin.

Setting	Pin status
"O"	 Input standby status (Hi-Z output) D₁₁ to D₄ pins used for analog output should be set to "0".
"1"	Output state

Note: After power VccD is turned ON (or after a reset), the state of pins and registers is as follows.

Pin	State
AO ₁ to AO ₄	"L" output
D11/AO5 to D4/AO12	Hi-Z state (input state)
D ₃ to D ₀	Hi-Z state (input state)

Register	State
Shift register	Bits DF to D8 are "0," and D7 to D0 are not defined (retain prior state).
D/A register	All reset to "0".
Parallel output register	Not defined (retain prior state).
Expander status register (ESR)	All reset to "0".

• ESR settings have priority in determining pin states. Switching between input standby state and analog output state is enabled even when the ESR value is "1". When the ESR value returns to "0", the pin returns to its previously defined state.

In input standby state with AO set for Hi-Z output, the AO output setting can be used for transition to AO output state.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditi		Rat	ting	Unit
Parameter	Symbol	Conditi	ons	Min.	Max.	Unit
	VccA			-0.3	+7.0	V
Power supply voltage	VccD	Based on GND (Ta = +25°C)		-0.3	+7.0	V
	Vdd	(14 - 120 0)		-0.3	VccA*	V
Input voltage 1	Vin1	SI, CLK, <u>CS</u> ,		-0.3	VccD + 0.3	V
Output voltage 1	Vout1	SO, D ₀ to D ₃		-0.3	VccD + 0.3	V
Input voltage 2	Vin2			-0.3	VccA + 0.3	V
Output voltage 2	Vout2	D4 to D11		-0.3	VccA + 0.3	V
Power consumption	PD	_			250	mW
Operating temperature	Та	_		-20	+85	°C
Storage temperature	Tstg			-55	+150	°C

* : $V_{CC}A \ge V_{DD}$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Value		Unit
Farameter	Symbol	Conditions	Min.	Тур.	Max.	Onit
	VccA	—	2.7	3.0	3.6	V
Dower ourply voltage	VccD	—	2.7		3.6	V
Power supply voltage	Vdd	$V_{\text{CC}}A \geq V_{\text{DD}}$	2.0		VccA	V
	GND			0	_	V
Analog output ourrent	AL	Source current			1.0	mA
Analog output current	Іан	Sink current			0.4	mA
Oscillation limit output capacity	Col		—	_	1.0	μF
Operation temperature	Та		-20		+85	°C

Note: Data in registers is retained in standby mode (digital supply: VccD voltage, analog supply: GND).

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTIC

1. DC Characteristics


(1) Digital section

Parameter	Symbol	Pin name	Conditions	Value			Unit
				Min.	Тур.	Max.	Unit
Power supply voltage	VccD		—	2.7	3.0	3.6	V
Power supply current	lccD	VccD	CLK =1 MHz, (Unloaded)	—	0.1	0.35	mA
Standby current	IccS		CLK, SI, \overline{CS} Stop V _{in} = V _{CC} D or GND	-10	_	+10	μΑ
Input leak current	IILK1	C <u>LK,</u> SI, CS, D₀ to D₃	V _{in} = 0 to VccD	-10	_	+10	μΑ
"H" level input voltage	VIH1		—	0.5 imes VccD	_	—	V
"L" level input voltage	VIL1		—		_	0.2 imes VccD	V
Output high-impedance leakage current	Іоік	SO	V _{in} = 0 to V _{cc} D	-10	_	+10	μΑ
"H" level output voltage	Vон1	SO,	Iон = -0.4 mA	VccD-0.4	_	_	V
"L" level output voltage	Vol1	D ₀ to D ₃	lo∟ = 2.5 mA		_	0.4	V

(2) D/A converter section

Parameter	Symbol	Pin name	Conditions	Value			Unit
Farameter	Symbol	Fin name	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd	Vdd	$V_{DD} \leq V_{CC}A$	2.0	3.0	3.6	V
Power supply current	ldd		V _{DD} ≤ V _{CC} A	_	0.7	1.9	mA
Resolution	Res	AO1 to AO12		_	8	_	bit
Monotonic increase	Rem		Liniaadad	_	8	_	bit
Nonlinearity error	LE		Unloaded	-1.5	—	+1.5	LSB
Differential linearity error	DLE			-1.0	—	+1.0	LSB

Nonlinearity error:	Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at "05" and output voltage at "FA".			
Differential linearity error:	Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.			



Note: The value of VAOH and VDD, and the value of VAOL and GND are not necessarily equivalent.

Demonster	Symbol	Pin name	O a maliti a ma	Value			
Parameter			Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcca			2.7	3.0	3.6	V
Power supply current	Ісса	Vcca	#80 setting (Unloaded)	—	1.0	4.8	mA
Input leakage current	IILK2		$V_{in} = 0$ to $V_{CC}A$	-10	_	+10	μA
"H" level digital input voltage	VIH2		_	0.5 imes VccA	—	—	V
"L" level digital input voltage	VIL2	D4 to D11	_	—		$0.2 \times VccA$	V
"H" level digital output voltage	Vон2		Iон = -0.4 mA	VccA-0.4		_	V
"L" level digital output voltage	Vol2		IoL = 2.5 mA	_	_	0.4	V
Analog output minimum voltage 1	VAOL1	AO1 to AO12	I _{AL} = 0 A #00 setting	GND	_	0.1	V
Analog output minimum voltage 2	VAOL2		I _{AL} = 0.5 mA #00 setting	-0.2	GND	0.2	V
Analog output minimum voltage 3	Vaol3		I _{AH} = 0.4 mA #00 setting	GND	—	0.15	V
Analog output minimum voltage 4	VAOL4		I _{AL} = 1.0 mA #00 setting	-0.3	GND	0.3	V
Analog output maximum voltage 1	VAOH1	AO1 to AO12	I _{AL} = 0 A #FF setting	VccA-0.1		VccA	V
Analog output maximum voltage 2	VAOH2		I _{AL} = 0.5 mA #FF setting	VccA-0.2	_	VccA	V
Analog output maximum voltage 3	Vаонз		I _{AH} = 0.4 mA #FF setting	VccA-0.15	VccA	VccA+0.15	V
Analog output maximum voltage 4	VAOH4		I _{AL} = 1.0 mA #FF setting	VccA-0.3		VccA	V


(3) Operational Amplifier/Analog output section


Note: IAH: Analog output sink current IAL: Analog output source current

2. AC Characteristics

Devementer	Symbol Conditions		Value			11
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clock "L" level pulse width	t cĸ∟	_	200	_	_	ns
Clock "H" level pulse width	t скн	—	200	—		ns
Clock rise time	tCr	—	_	—	200	ns
Clock fall time	tcf	—		_	200	ns
Serial input setup time	t ssu	—	30	—		ns
Serial input hold time	t shd	—	60	—		ns
Serial output delay time	tsod	See "Load condition 1"*	0	120	300	ns
CS input setup time	t csu	—	100	—		ns
CS hold time	t ссн	—	200	—	—	ns
CS "H" level hold time	t csн	—	100	—		ns
Data output enable time	tso	—	—	—	200	ns
Data output float time	tsoz	—	—	—	200	ns
Parallel input setup time	t PSU	—	30	—	—	ns
Parallel input hold time	t PHD	—	60	—		ns
Parallel output delay time	t POD	See "Load condition 1"	—	120	300	ns
Analog output delay time	t AOD	See "Load condition 2"	_	30	100	μs
Power supply rise time	tR	—	_	_	50	ms
Power-on reset non-startup power supply variation	ΔV_{R}		-10		10	V/µs

* : Cascade connection enabled at 1.5 MHz.






• Input/Output Timing (CS method)


■ DATA INPUT/OUTPUT TIMING (Serial Bus Format)

 Timing of D/A Converter Operation, I/O Expander Operation (serial to parallel conversion), and ESR Write Operation.



Data input is enabled at the fall of the \overline{CS} signal. 16-bit data is input, and executed by shift register command at the rise of \overline{CS} .

In D/A converter operation, analog output selected at the rise of \overline{CS} is converted. In serial to parallel conversion, digital output selected at the rise of \overline{CS} is converted. In ESR write operation, data is set in the ESR at the rise of [CS] and used to change pin states.



• I/O Expander Operation (parallel to serial conversion)

Data input is enabled at the fall of the \overline{CS} signal. 16-bit data (parallel to serial conversion command) is input, and commands received at the rise of \overline{CS} . At the fall of \overline{CS} the data from parallel input is loaded in the shift register from D4 to DF, and output from the SO pin timed to the fall of the CLK signal.

■ USAGE PRECAUTIONS

1. Preventing Latch-Up

A condition known as "latch-up" may occur when the input or output pins of a CMOS IC device are exposed to voltages higher then V_{CC}D or V_{CC}A or lower than GND voltage, or when voltages are applied to the device in excess of rated values for V_{CC}D, V_{CC}A, or V_{DD} to GND voltages. Latchup produces a rapid increase in power supply current, and may result in thermal destruction of elements. Users should take sufficient precautions to ensure that absolute maximum ratings are not exceeded at any time during use.

2. Power Supply Pins


The power supply should be connected to the $V_{CC}D$, $V_{CC}A$, V_{DD} , and GND terminals of the IC with as low an impedance as possible.

In addition, it is recommended that ceramic capacitors of approximately 0.1 μ F be connected as bypass capacitors between the V_{CC}D, V_{CC}A, and V_{DD} terminals and the GND terminals.

ORDERING INFORMATION

Part number	Package	Remarks
MB40D001PFV	24-pin Plastic SSOP (FPT-24P-M03)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F0001

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.