FLASH MEMORY

CMOS

16M (2M × 8/1M × 16) BIT Dual Operation

MBM29DL16XTD/BD -70/90/12

■ FEATURES

- **0.33 μm Process Technology**
- **Simultaneous Read/Write operations (dual bank)**
  Multiple devices available with different bank sizes (Refer to Table 1)
  Host system can program or erase in one bank, then immediately and simultaneously read from the other bank
  Zero latency between read and write operations
  Read-while-erase
  Read-while-program
- **Single 3.0 V read, program, and erase**
  Minimizes system level power requirements

(Continued)

■ PRODUCT LINE UP

Part No.		MBM29DL16XTD/MBM29DL16XBD		
Ordering Part No.	V_{CC} = 3.3 V $^{+0.3 V}_{-0.3 V}$	70	—	—
	V_{CC} = 3.0 V $^{+0.6 V}_{-0.3 V}$	—	90	12
Max. Address Access Time (ns)		70	90	120
Max. $\overline{CE}$ Access Time (ns)		70	90	120
Max. $\overline{OE}$ Access Time (ns)		30	35	50

■ PACKAGES

48-pin plastic TSOP (I)

Marking Side

(FPT-48P-M19)

48-pin plastic TSOP (I)

Marking Side

(FPT-48P-M20)

48-pin plastic FBGA

(BGA-48P-M13)

Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

(Continued)

- **Compatible with JEDEC-standard commands**
  Uses same software commands as E²PROMs
- **Compatible with JEDEC-standard world-wide pinouts**
  48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)
  48-ball FBGA (Package suffix: PBT)
- **Minimum 100,000 program/erase cycles**
- **High performance**
  70 ns maximum access time
- **Sector erase architecture**
  Eight 4K word and thirty one 32K word sectors in word mode
  Eight 8K byte and thirty one 64K byte sectors in byte mode
  Any combination of sectors can be concurrently erased. Also supports full chip erase.
- **Boot Code Sector Architecture**
  T = Top sector
  B = Bottom sector
- **Hidden ROM (Hi-ROM) region**
  64K byte of Hi-ROM, accessible through a new "Hi-ROM Enable" command sequence
  Factory serialized and protected to provide a secure electronic serial number (ESN)
- **$\overline{\text{WP}}$/ACC input pin**
  At V_{IL}, allows protection of boot sectors, regardless of sector protection/unprotection status
  At V_{IH}, allows removal of boot sector protection
  At V_{ACC}, increases program performance
- **Embedded Erase™ Algorithms**
  Automatically pre-programs and erases the chip or any sector
- **Embedded Program™ Algorithms**
  Automatically writes and verifies data at specified address
- **$\overline{\text{Data}}$ Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready/Busy output (RY/$\overline{\text{BY}}$)**
  Hardware method for detection of program or erase cycle completion
- **Automatic sleep mode**
  When addresses remain stable, automatically switch themselves to low power mode.
- **Low V$_{CC}$ write inhibit $\leq$ 2.5 V**
- **Erase Suspend/Resume**
  Suspends the erase operation to allow a read data and/or program in another sector within the same device
- **Sector group protection**
  Hardware method disables any combination of sector groups from program or erase operations
- **Sector Group Protection Set function by Extended sector group protection command**
- **Fast Programming Function by Extended Command**
- **Temporary sector group unprotection**
  Temporary sector group unprotection via the $\overline{\text{RESET}}$ pin.
- **In accordance with CFI (Common Flash Memory Interface)**

■ GENERAL DESCRIPTION

The MBM29DL16XTD/BD are a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29DL16XTD/BD are offered in a 48-pin TSOP(I) and 48-ball FBGA Package. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

MBM29DL16XTD/BD are organized into two banks, Bank 1 and Bank 2, which can be considered to be two separate memory arrays as far as certain operations are concerned. These devices are the same as Fujitsu's standard 3 V only Flash memories with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank.

In the MBM29DL16XTD/BD, a new design concept is implemented, so called "Sliding Bank Architecture". Under this concept, the MBM29DL16XTD/BD can be produced a series of devices with different Bank 1/Bank 2 size combinations; 0.5 Mb/15.5 Mb, 2 Mb/14 Mb, 4 Mb/12 Mb, 8 Mb/8 Mb.

The standard MBM29DL16XTD/BD offer access times 70 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{CE}$), write enable ($\overline{WE}$), and output enable ($\overline{OE}$) controls.

The MBM29DL16XTD/BD are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29DL16XTD/BD are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29DL16XTD/BD are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by $\overline{Data}$ Polling of DQ_7, by the Toggle Bit feature on DQ_6, or the RY/$\overline{BY}$ output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29DL16XTD/BD memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

Table 1   MBM29DL16XTD/BD Device Bank Divisions

| Device Part Number	Organization	Bank 1		Bank 2	
		Megabits	Sector Sizes	Megabits	Sector Sizes
MBM29DL161TD/BD	×8/×16	0.5 Mbit	Eight 8K byte/4K word	15.5 Mbit	Thirty-one 64K byte/32K word
MBM29DL162TD/BD		2 Mbit	Eight 8K byte/4K word, three 64K byte/32K word	14 Mbit	Twenty-eight 64K byte/32K word
MBM29DL163TD/BD		4 Mbit	Eight 8K byte/4K word, seven 64K byte/32K word	12 Mbit	Twenty-four 64K byte/32K word
MBM29DL164TD/BD		8 Mbit	Eight 8K byte/4K word, fifteen 64K byte/32K word	8 Mbit	Sixteen 64K byte/32K word

■ PIN ASSIGNMENTS

TSOP(I)

Standard Pinout

A_{15}	1 ○	(Marking Side)	48	A_{16}
A_{14}	2		47	$\overline{BYTE}$
A_{13}	3		46	V_{SS}
A_{12}	4		45	DQ_{15}/A_{-1}
A_{11}	5		44	DQ_7
A_{10}	6		43	DQ_{14}
A_9	7		42	DQ_6
A_8	8		41	DQ_{13}
A_{19}	9		40	DQ_5
N.C.	10		39	DQ_{12}
$\overline{WE}$	11		38	DQ_4
$\overline{RESET}$	12	Standard Pinout	37	V_{CC}
N.C.	13		36	DQ_{11}
$\overline{WP}/ACC$	14		35	DQ_3
$RY/\overline{BY}$	15		34	DQ_{10}
A_{18}	16		33	DQ_2
A_{17}	17		32	DQ_9
A_7	18		31	DQ_1
A_6	19		30	DQ_8
A_5	20		29	DQ_0
A_4	21		28	$\overline{OE}$
A_3	22		27	V_{SS}
A_2	23		26	$\overline{CE}$
A_1	24		25	A_0

FPT-48P-M19

Reverse Pinout

A_1	24	(Marking Side)	25	A_0
A_2	23		26	$\overline{CE}$
A_3	22		27	V_{SS}
A_4	21		28	$\overline{OE}$
A_5	20		29	DQ_0
A_6	19		30	DQ_8
A_7	18		31	DQ_1
A_{17}	17		32	DQ_9
A_{18}	16		33	DQ_2
$RY/\overline{BY}$	15		34	DQ_{10}
$\overline{WP}/ACC$	14		35	DQ_3
N.C.	13	Reverse Pinout	36	DQ_{11}
$\overline{RESET}$	12		37	V_{CC}
$\overline{WE}$	11		38	DQ_4
N.C.	10		39	DQ_{12}
A_{19}	9		40	DQ_5
A_8	8		41	DQ_{13}
A_9	7		42	DQ_6
A_{10}	6		43	DQ_{14}
A_{11}	5		44	DQ_7
A_{12}	4		45	DQ_{15}/A_{-1}
A_{13}	3		46	V_{SS}
A_{14}	2		47	$\overline{BYTE}$
A_{15}	1 ○		48	A_{16}

FPT-48P-M20

(Continued)

(Continued)

FBGA

(TOP VIEW)

Marking side

A1	A2	A3	A4	A5	A6
B1	B2	B3	B4	B5	B6
C1	C2	C3	C4	C5	C6
D1	D2	D3	D4	D5	D6
E1	E2	E3	E4	E5	E6
F1	F2	F3	F4	F5	F6
G1	G2	G3	G4	G5	G6
H1	H2	H3	H4	H5	H6

(BGA-48P-M13)

A1	A_3	A2	A_7	A3	RY/$\overline{BY}$	A4	$\overline{WE}$	A5	A_9	A6	A_{13}
B1	A_4	B2	A_{17}	B3	$\overline{WP}$/ACC	B4	$\overline{RESET}$	B5	A_8	B6	A_{12}
C1	A_2	C2	A_6	C3	A_{18}	C4	N.C.	C5	A_{10}	C6	A_{14}
D1	A_1	D2	A_5	D3	N.C.	D4	A_{19}	D5	A_{11}	D6	A_{15}
E1	A_0	E2	DQ_0	E3	DQ_2	E4	DQ_5	E5	DQ_7	E6	A_{16}
F1	$\overline{CE}$	F2	DQ_8	F3	DQ_{10}	F4	DQ_{12}	F5	DQ_{14}	F6	$\overline{BYTE}$
G1	$\overline{OE}$	G2	DQ_9	G3	DQ_{11}	G4	V_{CC}	G5	DQ_{13}	G6	DQ_{15}/A_{-1}
H1	V_{SS}	H2	DQ_1	H3	DQ_3	H4	DQ_4	H5	DQ_6	H6	V_{SS}

■ BLOCK DIAGRAM

■ LOGIC SYMBOL

Table 2 MBM29DL16XTD/BD Pin Configuration

Pin	Function
A$_{-1}$, A$_0$ to A$_{19}$	Address Inputs
DQ$_0$ to DQ$_{15}$	Data Inputs/Outputs
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
RY/$\overline{BY}$	Ready/Busy Output
$\overline{RESET}$	Hardware Reset Pin/Temporary Sector Group Unprotection
$\overline{BYTE}$	Selects 8-bit or 16-bit mode
$\overline{WP}$/ACC	Hardware Write Protection/Program Acceleration
N.C.	No Internal Connection
V$_{SS}$	Device Ground
V$_{CC}$	Device Power Supply

■ DEVICE BUS OPERATION

Table 3 MBM29DL16XTD/BD User Bus Operations ($\overline{\text{BYTE}}$ = V_{IH})

Operation	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	A_0	A_1	A_6	A_9	DQ_0 to DQ_{15}	$\overline{\text{RESET}}$	$\overline{\text{WP}}$/ACC
Auto-Select Manufacturer Code (1)	L	L	H	L	L	L	V_{ID}	Code	H	X
Auto-Select Device Code (1)	L	L	H	H	L	L	V_{ID}	Code	H	X
Read (3)	L	L	H	A_0	A_1	A_6	A_9	D_{OUT}	H	X
Standby	H	X	X	X	X	X	X	HIGH-Z	H	X
Output Disable	L	H	H	X	X	X	X	HIGH-Z	H	X
Write (Program/Erase)	L	H	L	A_0	A_1	A_6	A_9	D_{IN}	H	X
Enable Sector Group Protection (2), (4)	L	V_{ID}	⎍	L	H	L	V_{ID}	X	H	X
Verify Sector Group Protection (2), (4)	L	L	H	L	H	L	V_{ID}	Code	H	X
Temporary Sector Group Unprotection (5)	X	X	X	X	X	X	X	X	V_{ID}	X
Reset (Hardware)/Standby	X	X	X	X	X	X	X	HIGH-Z	L	X
Boot Block Sector Write Protection	X	X	X	X	X	X	X	X	X	L

Table 4 MBM29DL16XTD/BD User Bus Operations ($\overline{\text{BYTE}}$ = V_{IL})

Operation	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	DQ_{15}/A_{-1}	A_0	A_1	A_6	A_9	DQ_0 to DQ_7	$\overline{\text{RESET}}$	$\overline{\text{WP}}$/ACC
Auto-Select Manufacturer Code (1)	L	L	H	L	L	L	L	V_{ID}	Code	H	X
Auto-Select Device Code (1)	L	L	H	L	H	L	L	V_{ID}	Code	H	X
Read (3)	L	L	H	A_{-1}	A_0	A_1	A_6	A_9	D_{OUT}	H	X
Standby	H	X	X	X	X	X	X	X	HIGH-Z	H	X
Output Disable	L	H	H	X	X	X	X	X	HIGH-Z	H	X
Write (Program/Erase)	L	H	L	A_{-1}	A_0	A_1	A_6	A_9	D_{IN}	H	X
Enable Sector Group Protection (2), (4)	L	V_{ID}	⎍	L	L	H	L	V_{ID}	X	H	X
Verify Sector Group Protection (2), (4)	L	L	H	L	L	H	L	V_{ID}	Code	H	X
Temporary Sector Group Unprotection (5)	X	X	X	X	X	X	X	X	X	V_{ID}	X
Reset (Hardware)/Standby	X	X	X	X	X	X	X	X	HIGH-Z	L	X
Boot Block Sector Write Protection	X	X	X	X	X	X	X	X	X	X	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}, ⎍ = Pulse input. See DC Characteristics for voltage levels.

Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 12.
2. Refer to the section on Sector Group Protection.
3. $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL}, $\overline{\text{OE}}$ at V_{IH} initiates the write operations.
4. V_{CC} = 3.3 V ± 10%
5. It is also used for the extended sector group protection.

■ ABSOLUTE MAXIMUM RATINGS(See WARNING)

Parameter	Symbol	Conditions	Rating		Unit
			Min.	Max.	
Storage Temperature	Tstg	—	−55	+125	°C
Ambient Temperature with Power Applied	T_A	—	−40	+85	°C
Voltage with respect to Ground All pins except A$_9$, $\overline{OE}$, $\overline{RESET}$ (Note 1)	V_{IN}, V_{OUT}	—	−0.5	V_{CC}+0.5	V
Power Supply Voltage (Note 1)	V_{CC}	—	−0.5	+4.0	V
A$_9$, $\overline{OE}$, and $\overline{RESET}$ (Note 2)	V_{IN}	—	−0.5	+13.0	V
$\overline{WP}$/ACC (Note 3)	V_{IN}	—	−0.5	+10.5	V

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Notes: 1. Minimum DC voltage on input or I/O pins are −0.5 V. During voltage transitions, inputs may negative overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are V_{CC} +0.5 V. During voltage transitions, outputs may positive overshoot to V_{CC} +2.0 V for periods of up to 20 ns.
2. Minimum DC input voltage on A$_9$, $\overline{OE}$ and $\overline{RESET}$ pins are −0.5 V. During voltage transitions, A$_9$, $\overline{OE}$ and $\overline{RESET}$ pins may negative overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A$_9$, $\overline{OE}$ and $\overline{RESET}$ pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. when V_{CC} is applied.
3. Minimum DC input voltage on $\overline{WP}$/ACC pin is −0.5 V. During voltage transitions, $\overline{WP}$/ACC pin may negative overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on $\overline{WP}$/ACC pin iis when Vcc is applied.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
Ambient Temperature	T_A	MBM29DL16XTD/BD-70	−20	+70	°C
		MBM29DL16XTD/BD-90/12	−40	+85	°C
Power Supply Voltage	V_{CC}	MBM29DL16XTD/BD-70	+3.0	+3.6	V
		MBM29DL16XTD/BD-90/12	+2.7	+3.6	V

Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT

+0.6 V
−0.5 V
−2.0 V

20 ns   20 ns

20 ns

Figure 1 Maximum Negative Overshoot Waveform

V CC +2.0 V
V CC +0.5 V
+2.0 V

20 ns

20 ns   20 ns

Figure 2 Maximum Positive Overshoot Waveform 1

+14.0 V
+13.0 V
V CC +0.5 V

20 ns

20 ns   20 ns

*: This waveform is applied for A$_9$, $\overline{OE}$, and $\overline{RESET}$.

Figure 3 Maximum Positive Overshoot Waveform 2

11

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Parameter	Symbol	Conditions		Value		Unit
				Min.	Max.	
Input Leakage Current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC}$ Max.		−1.0	+1.0	μA
Output Leakage Current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC}$ Max.		−1.0	+1.0	μA
A_9, $\overline{OE}$, $\overline{RESET}$ Inputs Leakage Current	I_{LIT}	$V_{CC} = V_{CC}$ Max. A_9, $\overline{OE}$, $\overline{RESET}$ = 12.5 V		—	35	μA
V_{CC} Active Current (Note 1)	I_{CC1}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, f = 5 MHz	Byte	—	13	mA
			Word		15	
		$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, f = 1 MHz	Byte	—	7	mA
			Word		7	
V_{CC} Active Current (Note 2)	I_{CC2}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$		—	35	mA
V_{CC} Current (Standby)	I_{CC3}	$V_{CC} = V_{CC}$ Max., $\overline{CE} = V_{CC} \pm 0.3$ V, $\overline{RESET} = V_{CC} \pm 0.3$ V		—	5	μA
V_{CC} Current (Standby, Reset)	I_{CC4}	$V_{CC} = V_{CC}$ Max., $\overline{WP}/ACC = V_{CC} \pm 0.3$ V, $\overline{RESET} = V_{SS} \pm 0.3$ V		—	5	μA
V_{CC} Current (Automatic Sleep Mode) (Note 3)	I_{CC5}	$V_{CC} = V_{CC}$ Max., $\overline{CE} = V_{SS} \pm 0.3$ V, $\overline{RESET} = V_{CC} \pm 0.3$ V $V_{IN} = V_{CC} \pm 0.3$ V or $V_{SS} \pm 0.3$ V		—	5	μA
V_{CC} Active Current (Note 5) (Read-While-Program)	I_{CC6}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	Byte	—	48	mA
			Word	—	50	
V_{CC} Active Current (Note 5) (Read-While-Erase)	I_{CC7}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	Byte	—	48	mA
			Word	—	50	
V_{CC} Active Current (Erase-Suspend-Program)	I_{CC8}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$		—	35	mA
ACC Accelerated Program Current	I_{ACC}	$V_{CC} = V_{CC}$ Max. $\overline{WP}/ACC = V_{ACC}$ Max.		—	20	mA
Input Low Level	V_{IL}	—		−0.5	0.6	V
Input High Level	V_{IH}	—		2.0	V_{CC}+0.3	V
Voltage for $\overline{WP}/ACC$ Sector Protection/Unprotection and Program Acceleration	V_{ACC}	—		8.5	9.5	V
Voltage for Autoselect and Sector Protection (A_9, $\overline{OE}$, $\overline{RESET}$) (Note 4)	V_{ID}	—		11.5	12.5	V

(Continued)

Notes: 1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component.
2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
4. Applicable for only V_{CC} applying.
5. Embedded Algorithm (program or erase) is in progress. (@5 MHz)

(Continued)

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
Output Low Voltage Level	V_{OL}	I_{OL} = 4.0 mA, V_{CC} = V_{CC} Min.	—	0.45	V
Output High Voltage Level	V_{OH1}	I_{OH} = −2.0 mA, V_{CC} = V_{CC} Min.	2.4	—	V
	V_{OH2}	I_{OH} = −100 µA	V_{CC}–0.4	—	V
Low V_{CC} Lock-Out Voltage	V_{LKO}	—	2.3	2.5	V

Notes: 1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component.
   2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
   3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
   4. Applicable for only V_{CC} applying.
   5. Embedded Algorithm (program or erase) is in progress. (@5 MHz)

2. AC Characteristics
 • **Read Only Operations Characteristics**

Parameter Symbols		Description	Test Setup		70 (Note)	90 (Note)	12 (Note)	Unit
JEDEC	Standard							
t_{AVAV}	t_{RC}	Read Cycle Time	—	Min.	70	90	120	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{IL}$	Max.	70	90	120	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Max.	70	90	120	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay	—	Max.	30	35	50	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High-Z	—	Max.	25	30	30	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High-Z	—	Max.	25	30	30	ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, $\overline{CE}$ or $\overline{OE}$, Whichever Occurs First	—	Min.	0	0	0	ns
—	t_{READY}	$\overline{RESET}$ Pin Low to Read Mode	—	Max.	20	20	20	μs
—	t_{ELFL} t_{ELFH}	$\overline{CE}$ or $\overline{BYTE}$ Switching Low or High	—	Max.	5	5	5	ns

Note: Test Conditions:
  Output Load: 1 TTL gate and 30 pF (MBM29DL16XTD/BD-70)
  1 TTL gate and 100 pF (MBM29DL16XTD/BD-90/12)
  Input rise and fall times: 5 ns
  Input pulse levels: 0.0 V to 3.0 V
 Timing measurement reference level
  Input: 1.5 V
  Output: 1.5 V

Figure 4 Test Conditions

• **Write/Erase/Program Operations**

Parameter Symbols		Description		70	90	12	Unit
JEDEC	Standard						
t_{AVAV}	t_{WC}	Write Cycle Time	Min.	70	90	120	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min.	0	0	0	ns
—	t_{ASO}	Address Setup Time to $\overline{OE}$ Low During Toggle Bit Polling	Min.	12	15	15	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min.	45	45	50	ns
—	t_{AHT}	Address Hold Time from $\overline{CE}$ or $\overline{OE}$ High During Toggle Bit Polling	Min.	0	0	0	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min.	30	35	50	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min.	0	0	0	ns
—	t_{OEH}	Output Enable Hold Time — Read	Min.	0	0	0	ns
		Output Enable Hold Time — Toggle and $\overline{Data}$ Polling	Min.	10	10	10	ns
—	t_{CEPH}	$\overline{CE}$ High During Toggle Bit Polling	Min.	20	20	20	ns
—	t_{OEPH}	$\overline{OE}$ High During Toggle Bit Polling	Min.	20	20	20	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min.	0	0	0	ns
t_{GHEL}	t_{GHEL}	Read Recover Time Before Write	Min.	0	0	0	ns
t_{ELWL}	t_{CS}	$\overline{CE}$ Setup Time	Min.	0	0	0	ns
t_{WLEL}	t_{WS}	$\overline{WE}$ Setup Time	Min.	0	0	0	ns
t_{WHEH}	t_{CH}	$\overline{CE}$ Hold Time	Min.	0	0	0	ns
t_{EHWH}	t_{WH}	$\overline{WE}$ Hold Time	Min.	0	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min.	35	35	50	ns
t_{ELEH}	t_{CP}	$\overline{CE}$ Pulse Width	Min.	35	35	50	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min.	25	30	30	ns
t_{EHEL}	t_{CPH}	$\overline{CE}$ Pulse Width High	Min.	25	30	30	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ.	8	8	8	µs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)	Typ.	1	1	1	sec
—	t_{VCS}	V_{CC} Setup Time	Min.	50	50	50	µs
—	t_{VIDR}	Rise Time to V_{ID} (Note 2)	Min.	500	500	500	ns
—	t_{VACCR}	Rise Time to V_{ACC} (Note 2)	Min.	500	500	500	ns
—	t_{VLHT}	Voltage Transition Time (Note 2)	Min.	4	4	4	µs
—	t_{WPP}	Write Pulse Width (Note 2)	Min.	100	100	100	µs
—	t_{OESP}	$\overline{OE}$ Setup Time to $\overline{WE}$ Active (Note 2)	Min.	4	4	4	µs

(Continued)

15

(Continued)

Parameter Symbols		Description		70	90	12	Unit
JEDEC	Standard						
—	t_{CSP}	$\overline{CE}$ Setup Time to $\overline{WE}$ Active (Note 2)	Min.	4	4	4	µs
—	t_{RB}	Recover Time From RY/$\overline{BY}$	Min.	0	0	0	ns
—	t_{RP}	$\overline{RESET}$ Pulse Width	Min.	500	500	500	ns
—	t_{RH}	$\overline{RESET}$ High Level Period before Read	Min.	200	200	200	ns
—	t_{FLQZ}	$\overline{BYTE}$ Switching Low to Output High-Z	Max.	30	30	40	ns
—	t_{FHQV}	$\overline{BYTE}$ Switching High to Output Active	Max.	70	90	120	ns
—	t_{BUSY}	Program/Erase Valid to RY/$\overline{BY}$ Delay	Max.	90	90	90	ns
—	t_{EOE}	Delay Time from Embedded Output Enable	Max.	70	90	120	ns
—	t_{TOW}	Erase Time-out Time	Min.	50	50	50	µs
—	t_{SPD}	Erase Suspend Transition Time	Max.	20	20	20	µs

Notes: 1. This does not include the preprogramming time.
2. This timing is for Sector Group Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

| Parameter	Limits			Unit	Comments
	Min.	Typ.	Max.		
Sector Erase Time	—	1	10	sec	Excludes programming time prior to erasure
Word Programming Time	—	16	360	µs	Excludes system-level overhead
Byte Programming Time	—	8	300	µs	
Chip Programming Time	—	—	50	sec	Excludes system-level overhead
Program/Erase Cycle	100,000	—	—	cycles	—

■ PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	8	10	pF
C_{IN3}	$\overline{WP}$/ACC Pin Capacitance	$V_{IN} = 0$	17	18	pF

Note: Test conditions $T_A = 25°C$, f = 1.0 MHzs

■ TIMING DIAGRAM

• **Key to Switching Waveforms**

| WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	"H" or "L" Any Change Permitted	Changing State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

Figure 5.1 AC Waveforms for Read Operations

Figure 5.2 AC Waveforms for Hardware Reset/Read Operations

Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
4. D_{OUT} is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

Figure 6 AC Waveforms for Alternate $\overline{WE}$ Controlled Program Operations

Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{DQ}_7$ is the output of the complement of the data written to the device.
4. D$_{OUT}$ is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

Figure 7 AC Waveforms for Alternate $\overline{CE}$ Controlled Program Operations

Addresses: 555H, 2AAH, 555H, 555H, 2AAH, SA *

Data: AAH, 55H, 80H, AAH, 55H, 10H/30H

* SA is the sector address for Sector Erase. Addresses = 555H (Word), AAAH (Byte) for Chip Erase.

Note: These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

Figure 8 AC Waveforms for Chip/Sector Erase Operations

* : DQ$_7$ = Valid Data (The device has completed the Embedded operation).

Figure 9 AC Waveforms for $\overline{\text{Data}}$ Polling during Embedded Algorithm Operations

* : DQ_6 stops toggling (The device has completed the Embedded operation).

Figure 10 AC Waveforms for Toggle Bit I during Embedded Algorithm Operations

Note: This is example of Read for Bank 1 and Embedded Algorithm (program) for Bank 2.
BA1: Address of Bank 1.
BA2: Address of Bank 2.

Figure 11 Bank-to-bank Read/Write Timing Diagram

Note: DQ_2 is read from the erase-suspended sector.

Figure 12 DQ_2 vs. DQ_6

CE

WE

The rising edge of the last write pulse

Entire programming or erase operations

RY/BY

t BUSY

Figure 13 RY/BY Timing Diagram during Program/Erase Operations

WE

RESET

tRP

t RB

RY/BY

tREADY

Figure 14 RESET, RY/BY Timing Diagram

Figure 15 Timing Diagram for Word Mode Configuration

Figure 16 Timing Diagram for Byte Mode Configuration

Figure 17 $\overline{BYTE}$ Timing Diagram for Write Operations

SGAX : Sector Group Address for initial sector
SGAY : Sector Group Address for next sector
Note: A_{-1} is V_{IL} on byte mode.

Figure 18 AC Waveforms for Sector Group Protection

Figure 19 Temporary Sector Group Unprotection Timing Diagram

SGAX : Sector Group Address to be protected
SGAY : Next Sector Group Address to be protected
TIME-OUT : Time-Out window = 250 μs (min)

Figure 20 Extended Sector Group Protection Timing Diagram

Figure 21 Accelerated Program Timing Diagram

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Table 5.1 Sector Address Tables (MBM29DL161TD)

| Bank	Sector	Sector Address								Sector Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
		Bank Address										
		A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}			
Bank 2	SA0	0	0	0	0	0	X	X	X	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA7	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA8	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA13	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA14	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA16	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA24	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA27	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA28	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
Bank 1	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

Note: The address range is A_{19}: A_{-1} if in byte mode ($\overline{BYTE}$ = V_{IL}).
The address range is A_{19}: A_0 if in word mode ($\overline{BYTE}$ = V_{IH})

Table 5.2 Sector Address Tables (MBM29DL161BD)

Bank	Sector	Sector Address								Sector Size (Kbytes/Kwords)	(×8) Address Range	(×16) Address Range
		Bank Address										
		A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}			
Bank 2	SA38	1	1	1	1	1	X	X	X	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
	SA37	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA30	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	X	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA23	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA22	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA14	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA11	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA10	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
Bank 1	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

Note: The address range is A_{19}: A_{-1} if in byte mode ($\overline{BYTE}$ = V_{IL}).
      The address range is A_{19}: A_0 if in word mode ($\overline{BYTE}$ = V_{IH}).

Table 6.1 Sector Address Tables (MBM29DL162TD)

Bank	Sector	Sector Address Bank Address A19	A18	A17	A16	A15	A14	A13	A12	Sector Size (Kbytes/Kwords)	(×8) Address Range	(×16) Address Range
Bank 2	SA0	0	0	0	0	0	X	X	X	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA7	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA8	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA13	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA14	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA16	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA24	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA27	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
Bank 1	SA28	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

Note: The address range is A_{19}: A_{-1} if in byte mode ($\overline{BYTE} = V_{IL}$).
The address range is A_{19}: A_0 if in word mode ($\overline{BYTE} = V_{IH}$)

Table 6.2 Sector Address Tables (MBM29DL162BD)

Bank	Sector	Bank Address A$_{19}$	A$_{18}$	A$_{17}$	A$_{16}$	A$_{15}$	A$_{14}$	A$_{13}$	A$_{12}$	Sector Size (Kbytes/Kwords)	(×8) Address Range	(×16) Address Range
Bank 2	SA38	1	1	1	1	1	X	X	X	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
	SA37	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA30	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	X	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA23	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA22	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA14	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA11	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
Bank 1	SA10	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

Note: The address range is A$_{19}$: A$_{-1}$ if in byte mode ($\overline{\text{BYTE}}$ = V$_{IL}$).
       The address range is A$_{19}$: A$_{0}$ if in word mode ($\overline{\text{BYTE}}$ = V$_{IH}$).

Table 7.1 Sector Address Tables (MBM29DL163TD)

Bank	Sector	Sector Address BA A₁₉	A₁₈	A₁₇	A₁₆	A₁₅	A₁₄	A₁₃	A₁₂	Sector Size (Kbytes/Kwords)	(×8) Address Range	(×16) Address Range
Bank 2	SA0	0	0	0	0	0	X	X	X	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA7	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA8	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA13	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA14	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA16	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
Bank 1	SA24	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA27	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA28	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

BA: Bank Address

Note: The address range is A_{19}: A_{-1} if in byte mode ($\overline{BYTE}$ = V_{IL}).
The address range is A_{19}: A_0 if in word mode ($\overline{BYTE}$ = V_{IH})

Table 7.2 Sector Address Tables (MBM29DL163BD)

| Bank | Sector | Sector Address | | | | | | | | Sector Size (Kbytes/ Kwords) | (×8) Address Range | (×16) Address Range |
| | | BA | | A17 | A16 | A15 | A14 | A13 | A12 | | | |
		A19	A18									
Bank 2	SA38	1	1	1	1	1	X	X	X	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
	SA37	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA30	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	X	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA23	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA22	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
Bank 1	SA14	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA11	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA10	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

BA: Bank Address

Note: The address range is A_{19}: A_{-1} if in byte mode ($\overline{\text{BYTE}}$ = V_{IL}).
      The address range is A_{19}: A_0 if in word mode ($\overline{\text{BYTE}}$ = V_{IH}).

Table 8.1 Sector Address Tables (MBM29DL164TD)

Bank	Sector	BA A$_{19}$	A$_{18}$	A$_{17}$	A$_{16}$	A$_{15}$	A$_{14}$	A$_{13}$	A$_{12}$	Sector Size (Kbytes/ Kwords)	($\times$8) Address Range	($\times$16) Address Range
Bank 2	SA0	0	0	0	0	0	X	X	X	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA7	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA8	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA13	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA14	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
Bank 1	SA16	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA24	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA27	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA28	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

BA: Bank Address

Note: The address range is A$_{19}$: A$_{-1}$ if in byte mode ($\overline{\text{BYTE}}$ = V$_{IL}$).
        The address range is A$_{19}$: A$_0$ if in word mode ($\overline{\text{BYTE}}$ = V$_{IH}$)

Table 8.2 Sector Address Tables (MBM29DL164BD)

Bank	Sector	BA A$_{19}$	A$_{18}$	A$_{17}$	A$_{16}$	A$_{15}$	A$_{14}$	A$_{13}$	A$_{12}$	Sector Size (Kbytes/Kwords)	($\times$8) Address Range	($\times$16) Address Range
Bank 2	SA38	1	1	1	1	1	X	X	X	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
	SA37	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	X	X	X	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	X	X	X	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	X	X	X	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	X	X	X	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	X	X	X	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA30	1	0	1	1	1	X	X	X	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	X	X	X	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	X	X	X	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	X	X	X	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	X	X	X	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	X	X	X	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	X	X	X	X	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA23	1	0	0	0	0	X	X	X	64/32	100000H to 10FFFFH	080000H to 087FFFH
Bank 1	SA22	0	1	1	1	1	X	X	X	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	X	X	X	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	X	X	X	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	X	X	X	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	X	X	X	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	X	X	X	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	X	X	X	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	X	X	X	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA14	0	0	1	1	1	X	X	X	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	X	X	X	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	X	X	X	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA11	0	0	1	0	0	X	X	X	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA10	0	0	0	1	1	X	X	X	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	X	X	X	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	X	X	X	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

BA: Bank Address

Note: The address range is A$_{19}$: A$_{-1}$ if in byte mode ($\overline{BYTE}$ = V$_{IL}$).
         The address range is A$_{19}$: A$_0$ if in word mode ($\overline{BYTE}$ = V$_{IH}$).

Table 9.1 Sector Group Addresses (MBM29DL16XTD)
(Top Boot Block)

Sector Group	A$_{19}$	A$_{18}$	A$_{17}$	A$_{16}$	A$_{15}$	A$_{14}$	A$_{13}$	A$_{12}$	Sectors
SGA0	0	0	0	0	0	X	X	X	SA0
SGA1	0	0	0	0	1	X	X	X	SA1 to SA3
	0	0	0	1	0	X	X	X	
	0	0	0	1	1	X	X	X	
SGA2	0	0	1	X	X	X	X	X	SA4 to SA7
SGA3	0	1	0	X	X	X	X	X	SA8 to SA11
SGA4	0	1	1	X	X	X	X	X	SA12 to SA15
SGA5	1	0	0	X	X	X	X	X	SA16 to SA19
SGA6	1	0	1	X	X	X	X	X	SA20 to SA23
SGA7	1	1	0	X	X	X	X	X	SA24 to SA27
SGA8	1	1	1	0	0	X	X	X	SA28 to SA30
	1	1	1	0	1	X	X	X	
	1	1	1	1	0	X	X	X	
SGA9	1	1	1	1	1	0	0	0	SA31
SGA10	1	1	1	1	1	0	0	1	SA32
SGA11	1	1	1	1	1	0	1	0	SA33
SGA12	1	1	1	1	1	0	1	1	SA34
SGA13	1	1	1	1	1	1	0	0	SA35
SGA14	1	1	1	1	1	1	0	1	SA36
SGA15	1	1	1	1	1	1	1	0	SA37
SGA16	1	1	1	1	1	1	1	1	SA38

Table 9.2 Sector Group Addresses (MBM29DL16XBD)
(Bottom Boot Block)

Sector Group	A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	Sectors
SGA0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	1	1	1	SA7
SGA8	0	0	0	0	1	X	X	X	SA8 to SA10
	0	0	0	1	0	X	X	X	
	0	0	0	1	1	X	X	X	
SGA9	0	0	1	X	X	X	X	X	SA11 to SA14
SGA10	0	1	0	X	X	X	X	X	SA15 to SA18
SGA11	0	1	1	X	X	X	X	X	SA19 to SA22
SGA12	1	0	0	X	X	X	X	X	SA23 to SA26
SGA13	1	0	1	X	X	X	X	X	SA27 to SA30
SGA14	1	1	0	X	X	X	X	X	SA31 to SA34
SGA15	1	1	1	0	0	X	X	X	SA35 to SA37
	1	1	1	0	1	X	X	X	
	1	1	1	1	0	X	X	X	
SGA16	1	1	1	1	1	X	X	X	SA38

■ **FUNCTIONAL DESCRIPTION**

• **Simultaneous Operation**

MBM29DL16XTD/BD have feature, which is capability of reading data from one bank of memory while a program or erase operation is in progress in the other bank of memory (simultaneous operation), in addition to the conventional features (read, program, erase, erase-suspend read, and erase-suspend program). The bank selection can be selected by bank address (A_{15} to A_{19}) with zero latency.

The MBM29DL161TD/BD have two banks which contain
Bank 1 (8KB × eight sectors) and Bank 2 (64KB × thirty-one sectors).

The MBM29DL162TD/BD have two banks which contain
Bank 1 (8KB × eight sectors, 64KB × three sectors) and Bank 2 (64KB × twenty eight sectors).

The MBM29DL163TD/BD have two banks which contain
Bank 1 (8KB × eight sectors, 64KB × seven sectors) and Bank 2 (64KB × twenty four sectors).

The MBM29DL164TD/BD have two banks which contain
Bank 1 (8KB × eight sectors, 64KB × fifteen sectors) and Bank 2 (64KB × sixteen sectors).

The simultaneous operation can not execute multi-function mode in the same bank. Table 10 shows combination to be possible for simultaneous operation. (Refer to the Figure 11 Bank-to-bank Read/Write Timing Diagram.)

Table 10 Simultaneous Operation

Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode *
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode *	Read mode

*: An erase operation may also be supended to read from or program to a sector not being erased.

• **Read Mode**

The MBM29DL16XTD/BD have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{CE}$ is the power control and should be used for a device selection. $\overline{OE}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable $\overline{CE}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{OE}$ to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC}-t_{OE} time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change $\overline{CE}$ pin from "H" or "L"

• Standby Mode

There are two ways to implement the standby mode on the MBM29DL16XTD/BD devices, one using both the $\overline{CE}$ and $\overline{RESET}$ pins; the other via the $\overline{RESET}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{CE}$ and $\overline{RESET}$ inputs both held at V_{CC} ± 0.3 V. Under this condition the current consumed is less than 5 μA max. During Embedded Algorithm operation, V_{CC} active current (I_{CC2}) is required even $\overline{CE}$ = "H". The device can be read with standard access time (t_{CE}) from either of these standby modes.

When using the $\overline{RESET}$ pin only, a CMOS standby mode is achieved with $\overline{RESET}$ input held at V_{SS} ± 0.3 V ($\overline{CE}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μA max. Once the $\overline{RESET}$ pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{OE}$ input.

• Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29DL16XTD/BD data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29DL16XTD/BD automatically switch themselves to low power mode when MBM29DL16XTD/BD addresses remain stably during access fine of 150 ns. It is not necessary to control $\overline{CE}$, $\overline{WE}$, and $\overline{OE}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS Level).

During simultaneous operation, V_{CC} active current (I_{CC2}) is required.

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29DL16XTD/BD read-out the data for changed addresses.

• Output Disable

With the $\overline{OE}$ input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

• Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9. Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH}. All addresses are DON'T CARES except A_0, A_1, and A_6 (A_{-1}). (See Tables 3 and 4.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29DL16XTD/BD are erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in Table 12. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04H) and word 1 ($A_0 = V_{IH}$) represents the device identifier code (MBM29DL161TD = 36H and MBM29DL161BD = 39H for ×8 mode; MBM29DL161TD = 2236H and MBM29DL161BD = 2239H for ×16 mode), (MBM29DL162TD = 2DH and MBM29DL162BD = 2EH for ×8 mode; MBM29DL162TD = 222DH and MBM29DL162BD = 222EH for ×16 mode), (MBM29DL163TD = 28H and MBM29DL163BD = 2BH for ×8 mode; MBM29DL163TD = 2228H and MBM29DL163BD = 222BH for ×16 mode), (MBM29DL164TD = 33H and MBM29DL164BD = 35H for ×8 mode; MBM29DL164TD = 2233H and MBM29DL164BD = 2235H for ×16 mode). These two bytes/words are given in the tables 11.1 to 11.8. All identifiers for manufactures and device will exhibit odd parity with DQ_7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL}. (See Tables 11.1 to 11.8.)

In case of applying V_{ID} on A_9, since both Bank 1 and Bank 2 enters Autoselect mode, the simultenous operation can not be executed.

Table 11.1 MBM29DL161TD/BD Sector Group Protection Verify Autoselect Codes

Type			A_{12} to A_{19}	A_6	A_1	A_0	A_{-1}*1	Code (HEX)
Manufacture's Code			X	V_{IL}	V_{IL}	V_{IL}	V_{IL}	04H
Device Code	MBM29DL161TD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	36H
		Word					X	2236H
	MBM29DL161BD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	39H
		Word					X	2239H
Sector Group Protection			Sector Group Addresses	V_{IL}	V_{IH}	V_{IL}	V_{IL}	01H*2

*1: A_{-1} is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

Table 11.2 Expanded Autoselect Code Table

Type			Code	DQ15	DQ14	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer's Code			04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MBM29DL161TD	(B)	36H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	1	0
		(W)	2236H	0	0	1	0	0	0	1	0	0	0	1	1	0	1	1	0
	MBM29DL161BD	(B)	39H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	1	0	0	1
		(W)	2239H	0	0	1	0	0	0	1	0	0	0	1	1	1	0	0	1
Sector Group Protection			01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode
(W): Word mode

Table 11.3 MBM29DL162TD/BD Sector Group Protection Verify Autoselect Codes

Type			A_{12} to A_{19}	A_6	A_1	A_0	A_{-1}[*1]	Code (HEX)
Manufacture's Code			X	V_{IL}	V_{IL}	V_{IL}	V_{IL}	04H
Device Code	MBM29DL162TD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	2DH
		Word					X	222DH
	MBM29DL162BD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	2EH
		Word					X	222EH
Sector Group Protection			Sector Group Addresses	V_{IL}	V_{IH}	V_{IL}	V_{IL}	01H[*2]

*1: A_{-1} is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

Table 11.4 Expanded Autoselect Code Table

Type			Code	DQ_{15}	DQ_{14}	DQ_{13}	DQ_{12}	DQ_{11}	DQ_{10}	DQ_9	DQ_8	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer's Code			04H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MBM29DL162TD	(B)	2DH	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	0	1
		(W)	222DH	0	0	1	0	0	0	1	0	0	0	1	0	1	1	0	1
	MBM29DL162BD	(B)	2EH	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	1	0
		(W)	222EH	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	0
Sector Group Protection			01H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode
(W): Word mode

Table 11.5 MBM29DL163TD/BD Sector Group Protection Verify Autoselect Codes

Type			A_{12} to A_{19}	A_6	A_1	A_0	A_{-1}[*1]	Code (HEX)
Manufacture's Code			X	V_{IL}	V_{IL}	V_{IL}	V_{IL}	04H
Device Code	MBM29DL163TD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	28H
		Word					X	2228H
	MBM29DL163BD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	2BH
		Word					X	222BH
Sector Group Protection			Sector Group Addresses	V_{IL}	V_{IH}	V_{IL}	V_{IL}	01H[*2]

*1: A_{-1} is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

Table 11.6 Expanded Autoselect Code Table

Type			Code	DQ_{15}	DQ_{14}	DQ_{13}	DQ_{12}	DQ_{11}	DQ_{10}	DQ_9	DQ_8	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer's Code			04H	$A_{-1}/0$	0	0	0	0	0	0	0	0	0	0	0	1	0	0	
Device Code	MBM29DL163TD	(B)	28H	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	0	0
		(W)	2228H	0	0	1	0	0	0	1	0	0	0	1	0	1	0	0	0
	MBM29DL163BD	(B)	2BH	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	1	1
		(W)	222BH	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	1
Sector Group Protection			01H	$A_{-1}/0$	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode
(W): Word mode

Table 11.7 MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes

Type			A_{12} to A_{19}	A_6	A_1	A_0	A_{-1}[*1]	Code (HEX)
Manufacture's Code			X	V_{IL}	V_{IL}	V_{IL}	V_{IL}	04H
Device Code	MBM29DL164TD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	33H
		Word					X	2233H
	MBM29DL164BD	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	35H
		Word					X	2235H
Sector Group Protection			Sector Group Addresses	V_{IL}	V_{IH}	V_{IL}	V_{IL}	01H[*2]

*1: A_{-1} is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

Table 11.8 Expanded Autoselect Code Table

Type			Code	DQ_{15}	DQ_{14}	DQ_{13}	DQ_{12}	DQ_{11}	DQ_{10}	DQ_9	DQ_8	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer's Code			04H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	
Device Code	MBM29DL164TD	(B)	33H	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	0	1	1
		(W)	2233H	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	1
	MBM29DL164BD	(B)	35H	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	0	1
		(W)	2235H	0	0	1	0	0	0	1	0	0	0	1	1	0	1	0	1
Sector Group Protection			01H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode
(W): Word mode

• **Write**

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing $\overline{WE}$ to V_{IL}, while $\overline{CE}$ is at V_{IL} and $\overline{OE}$ is at V_{IH}. Addresses are latched on the falling edge of $\overline{WE}$ or $\overline{CE}$, whichever happens later; while data is latched on the rising edge of $\overline{WE}$ or $\overline{CE}$, whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

• **Sector Group Protection**

The MBM29DL16XTD/BD feature hardware sector group protection. This feature will disable both program and erase operations in any combination of seventeen sector groups of memory. (See Tables 9.1 and 9.2). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin $\overline{OE}$, (suggest V_{ID} = 11.5 V), $\overline{CE}$ = V_{IL} and A_0 = A_6 = V_{IL}, A_1 = V_{IH}. The sector group addresses (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) should be set to the sector to be protected. Tables 5.1 to 8.2 define the sector address for each of the thirty nine (39) individual sectors, and tables 9.1 and 9.2 define the sector group address for each of the seventeen (17) individual group sectors. Programming of the protection circuitry begins on the falling edge of the $\overline{WE}$ pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the $\overline{WE}$ pulse. See Figures 18 and 26 for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with $\overline{CE}$ and $\overline{OE}$ at V_{IL} and $\overline{WE}$ at V_{IH}. Scanning the sector group addresses (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) while (A_6, A_1, A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ_0 for a protected sector. Otherwise the device will produce "0" for unprotected sector. In this mode, the lower order addresses, except for A_0, A_1, and A_6 are DON'T CARES. Address locations with A_1 = V_{IL} are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) are the desired sector group address will produce a logical "1" at DQ_0 for a protected sector group. See Tables 11.1 to 11.8 for Autoselect codes.

• **Temporary Sector Group Unprotection**

This feature allows temporary unprotection of previously protected sector groups of the MBM29DL16XTD/BD devices in order to change data. The Sector Group Unprotection mode is activated by setting the $\overline{RESET}$ pin to high voltage (V_{ID}). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V_{ID} is taken away from the $\overline{RESET}$ pin, all the previously protected sector groups will be protected again. Refer to Figures 19 and 27.

• RESET

Hardware Reset

The MBM29DL16XTD/BD devices may be reset by driving the $\overline{\text{RESET}}$ pin to V_{IL}. The $\overline{\text{RESET}}$ pin has a pulse requirement and has to be kept low (V_{IL}) for at least "t_{RP}" in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode "t_{READY}" after the $\overline{\text{RESET}}$ pin is driven low. Furthermore, once the $\overline{\text{RESET}}$ pin goes high, the devices require an additional "t_{RH}" before it will allow read access. When the $\overline{\text{RESET}}$ pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/$\overline{\text{BY}}$ output signal should be ignored during the $\overline{\text{RESET}}$ pulse. See Figure 14 for the timing diagram. Refer to Temporary Sector Group Unprotection for additional functionality.

• Boot Block Sector Protection

The Write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID}. This function is one of two provided by the $\overline{\text{WP}}$/ACC pin.

If the system asserts V_{IL} on the $\overline{\text{WP}}$/ACC pin, the device disables program and erase functions in the two "outermost" 8K byte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector Protection/Unprotection". The two outermost 8K byte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-congfigured device.
(MBM29DL16XTD: SA37 and SA38, MBM29DL16XBD: SA0 and SA1)

If the system asserts V_{IH} on the $\overline{\text{WP}}$/ACC pin, the device reverts to whether the two outermost 8K byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector protection/unprotection".

• Accelerated Program Operation

MBM29DL16XTD/BD offers accelerated program operation which enables the programming in high speed.
If the system asserts V_{ACC} to the $\overline{\text{WP}}$/ACC pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high speed program, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fact program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode,　the device automatically set to fast mode. Therefore, the pressent sequence could be used for programming and detection of completion during acceleration mode.

Removing V_{ACC} from the $\overline{\text{WP}}$/ACC pin returns the device to normal operation. Do not remove V_{ACC} from $\overline{\text{WP}}$/ACC pin while programming. See Figure 21.

Table 12 MBM29DL16XTD/BD Command Definitions

Command Sequence		Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
			Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word	1	XXXH	F0H	—	—	—	—	—	—	—	—	—	—
	Byte													
Read/Reset	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	—	—	—	—
	Byte		AAAH		555H		AAAH							
Autoselect	Word	3	555H	AAH	2AAH	55H	(BA) 555H	90H	—	—	—	—	—	—
	Byte		AAAH		555H		(BA) AAAH							
Program	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	—	—	—	—
	Byte		AAAH		555H		AAAH							
Program Suspend		1	BA	B0H	—	—	—	—	—	—	—	—	—	—
Program Resume		1	BA	30H	—	—	—	—	—	—	—	—	—	—
Chip Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
	Byte		AAAH		555H		AAAH		AAAH		555H		AAAH	
Sector Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
	Byte		AAAH		555H		AAAH		AAAH		555H			
Erase Suspend		1	BA	B0H	—	—	—	—	—	—	—	—	—	—
Erase Resume		1	BA	30H	—	—	—	—	—	—	—	—	—	—
Set to Fast Mode	Word	3	555H	AAH	2AAH	55H	555H	20H	—	—	—	—	—	—
	Byte		AAAH		555H		AAAH							
Fast Program *1	Word	2	XXXH	A0H	PA	PD	—	—	—	—	—	—	—	—
	Byte		XXXH											
Reset from Fast Mode *1	Word	2	BA	90H	XXXH	F0H	—	—	—	—	—	—	—	—
	Byte		BA		XXXH									
Extended Sector Group Protection *2	Word	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	—	—	—	—
	Byte													
Query *3	Word	1	55H	98H	—	—	—	—	—	—	—	—	—	—
	Byte		AAH											
Hi-ROM Entry	Word	3	555H	AAH	2AAH	55H	555H	88H	—	—	—	—	—	—
	Byte		AAAH		555H		AAAH							
Hi-ROM Program *4	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	—	—	—	—
	Byte		AAAH		555H		AAAH							
Hi-ROM Erase *4	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	HRA	30H
	Byte		AAAH		555H		AAAH		AAAH		555H			
Hi-ROM Exit *4	Word	4	555H	AAH	2AAH	55H	(HRBA) 555H	90H	XXXH	00H	—	—	—	—
	Byte		AAAH		555H		(HRBA) AAAH							

Notes: 1. Address bits A_{11} to A_{19} = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA).
2. Bus operations are defined in Tables 3 and 4.
3. RA = Address of the memory location to be read
PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
SA = Address of the sector to be erased. The combination of A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12} will uniquely select any sector.
BA = Bank Address (A_{15} to A_{19})
4. RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5. SPA = Sector group address to be protected. Set sector group address (SGA) and (A_6, A_1, A_0) = (0, 1, 0).
SD = Sector group protection verify data. Output 01H at protected sector group addresses and output 00H at unprotected sector group addresses.
6. HRA = Address of the Hi-ROM area
29DL16XTD (Top Boot Type)   Word Mode: 0F8000H to 0FFFFFH
                                               Byte Mode: 1F0000H to 1FFFFFH
29DL16XBD (Bottom Boot Type) Word Mode: 000000H to 007FFFH
                                               Byte Mode: 000000H to 00FFFFH
7. HRBA = Bank Address of the Hi-ROM area
29DL16XTD (Top Boot Type)   :A_{15} = A_{16} = A_{17} = A_{18} = A_{19} = 1
29DL16XBD (Bottom Boot Type) :A_{15} = A_{16} = A_{17} = A_{18} = A_{19} = 0
8. The system should generate the following address patterns:
Word Mode: 555H or 2AAH to addresses A_0 to A_{10}
Byte Mode: AAAH or 555H to addresses A_{-1} and A_0 to A_{10}
9. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

*1: This command is valid while Fast Mode.
*2: This command is valid while $\overline{\text{RESET}}$ = V_{ID}.
*3: The valid addresses are A_6 to A_0.
*4: This command is valid while Hi-ROM mode.

■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Some commands are required Bank Address (BA) input. When command sequences are inputed to bank being read, the commands have priority than reading. Table 12 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0H) and Program Resume (30H) commands are valid only while the Program operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ_0 to DQ_7 and DQ_8 to DQ_{15} bits are ignored.

• Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

• Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address (BA) and the Autoselect command. Then the manufacture and device codes can be read from the bank, and an actual data of memory cell can be read from the another bank.

Following the command write, a read cycle from address (BA)00H retrieves the manufacture code of 04H. A read cycle from address (BA)01H for ×16((BA)02H for ×8) returns the device code (MBM29DL161TD = 36H and MBM29DL161BD = 39H for ×8 mode; MBM29DL161TD = 2236H and MBM29DL161BD = 2239H for ×16 mode), (MBM29DL162TD = 2DH and MBM29DL162BD = 2EH for ×8 mode; MBM29DL162TD = 222DH and MBM29DL162BD = 222EH for ×16 mode), (MBM29DL163TD = 28H and MBM29DL163BD = 2BH for ×8 mode; MBM29DL163TD = 2228H and MBM29DL163BD = 222BH for ×16 mode), (MBM29DL164TD = 33H and MBM29DL164BD = 35H for ×8 mode; MBM29DL164TD = 2233H and MBM29DL164BD = 2235H for ×16 mode). (See Tables 11.1 to 11.8.)

All manufacturer and device codes will exhibit odd parity with DQ_7 defined as the parity bit. Sector state (protection or unprotection) will be informed by address (BA)02H for ×16 ((BA)04H for ×8). Scanning the sector group addresses (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) while (A_6, A_1, A_0) = (0, 1, 0) will produce a logical "1" at device output DQ_0 for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See Tables 3 and 4.)

The manufacture and device codes can be allowed reading from selected bank. To read the manufacture and device codes and sector protection status from non-selected bank, it is necessary to write Read/Reset command sequence into the register and then Autoselect command should be written into the bank to be read.

If the software (program code) for Autoselect command is stored into the Flash memory, the device and manufacture codes should be read from the other bank where is not contain the software.

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

• Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever happens later and the data is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever happens first. The rising edge of $\overline{CE}$ or $\overline{WE}$ (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using DQ_7 ($\overline{Data}$ Polling), DQ_6 (Toggle Bit), or RY/$\overline{BY}$. The $\overline{Data}$ Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 13, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, $\overline{Data}$ Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 22 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

• Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ_7 ($\overline{Data}$ Polling), DQ_6 (Toggle Bit), or RY/$\overline{BY}$. The chip erase begins on the rising edge of the last $\overline{CE}$ or $\overline{WE}$, whichever happens first in the command sequence and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 23 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

• **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of $\overline{CE}$ or $\overline{WE}$ whichever happens later, while the command (Data = 30H) is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$ which happens first. After time-out of "t$_{TOW}$" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 12. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "t$_{TOW}$" otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "t$_{TOW}$" from the rising edge of last $\overline{CE}$ or $\overline{WE}$ whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of $\overline{CE}$ or $\overline{WE}$, whichever happens first occurs within the "t$_{TOW}$" time-out window the timer is reset. (Monitor DQ$_3$ to determine if the sector erase timer window is still open, see section DQ$_3$, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 38).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ$_7$ ($\overline{Data}$ Polling), DQ$_6$ (Toggle Bit), or RY/$\overline{BY}$.

The sector erase begins after the "t$_{TOW}$" time out from the rising edge of $\overline{CE}$ or $\overline{WE}$ whichever happens first for the last sector erase command pulse and terminates when the data on DQ$_7$ is "1" (See Write Operation Status section.) at which time the devices return to the read mode. $\overline{Data}$ polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] $\times$ Number of Sector Erase

In case of multiple sector erase across bank boundaries, a read from bank (read-while-erase) can not performe.

Figure 23 illustrates the Embedded Erase^{TM} Algorithm using typical command strings and bus operations.

• **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0H) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30H) resumes the erase operation. The bank addresses of sector being erasing or suspending should be set when writting the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of "t$_{SPD}$" to suspend the erase operation. When the devices have entered the erase-suspended mode, the

RY/$\overline{BY}$ output pin will be at Hi-Z and the DQ$_7$ bit will be at logic "1", and DQ$_6$ will stop toggling. The user must use the address of the erasing sector for reading DQ$_6$ and DQ$_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ$_2$ to toggle. (See the section on DQ$_2$.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ$_2$ to toggle. The end of the erase-suspended Program operation is detected by the RY/$\overline{BY}$ output pin, $\overline{Data}$ polling of DQ$_7$ or by the Toggle Bit I (DQ$_6$) which is the same as the regular Program operation. Note that DQ$_7$ must be read from the Program address while DQ$_6$ can be read from any address within bank being erase-suspended.

To resume the operation of Sector Erase, the Resume command (30H) should be written to the bank being erase suspended. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

• **Extended Command**

(1) Fast Mode

MBM29DL16XTD/BD has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. The first cycle must contain the bank address. (Refer to the Figure 28.) The V_{CC} active current is required even $\overline{CE}$ = V_{IH} during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 28.)

(3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29DL16XTD/BD has Extended Sector Group Protection as extended function. This function enable to protect sector group by forcing V_{ID} on $\overline{RESET}$ pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only $\overline{RESET}$ pin requires V_{ID} for sector group protection in this mode. The extended sector group protection requires V_{ID} on $\overline{RESET}$ pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector group addresses pins (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13} and A_{12}) and (A_6, A_1, A_0) = (0, 1, 0) should be set to the sector group to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector group protection command (60H). A sector group is typically protected in 250 μs. To verify programming of the protection circuitry, the sector group addresses pins (A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13} and A_{12}) and (A_6, A_1, A_0) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ_0 will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60H) again. To terminate the operation, it is necessary to set $\overline{RESET}$ pin to V_{IH}. (Refer to the Figures 20 and 29.)

(4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. The bank address should be set when writing this command. Then the device information can be read from the bank, and an actual data of memory cell be read from the another bank. Following the command write, a read cycle from specific address retrives device information. Please note that output data of upper byte (DQ_8 to DQ_{15}) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See Table 15.)

• Hidden ROM (Hi-ROM) Region

The Hi-ROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Hi-ROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Hi-ROM region is 64K bytes in length and is stored at the same address of the 8KB ×8 sectors. The MBM29DL16XTD occupies the address of the byte mode 1F0000H to 1FFFFFH (word mode 0F8000H to 0FFFFFH) and the MBM29DL16XBD type occupies the address of the byte mode 000000H to 00FFFFH (word mode 000000H to 007FFFH). After the system has written the Enter Hi-ROM command sequence, the system may read the Hi-ROM region by using the addresses normally occupied by the boot sectors. That is, the device sends all commands that would normally be sent to the boot sectors to the Hi-ROM region. This mode of operation continues until the system issues the Exit Hi-ROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

• Hidden ROM (Hi-ROM) Entry Command

MBM29DL16XTD/BD has a Hidden ROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Program/erase is possible in this area until it is protected. However, once it is protected, it is impossible to unprotect, so please use this with caution.

Hidden ROM area is 64K Byte and in the same address area of 8KB sector. The address of top boot is 1F0000H to 1FFFFFH at byte mode (0F8000H to 0FFFFFH at word mode) and the bottom boot is 000000H to 00FFFFH at byte mode (000000H to 007FFFH at word mode). These areas are normally the boot block area (8KB ×8 sector). Therefore, write the Hidden ROM entry command sequence to enter the Hidden ROM area. It is called as Hidden ROM mode when the Hidden ROM area appears.

Sector other than the boot block area could be read during Hidden ROM mode. Read/program/earse of the Hidden ROM area is possible during Hidden ROM mode. Write the Hidden ROM reset command sequence to exit the Hidden ROM mode. The bank address of the Hidden ROM should be set on the third cycle of this reset command sequence.

In case of MBM29DL161TD/BD, whose Bank 1 size is 0.5 Mbit, the simultaneous operation cannot execute multi-function mode between the Hidden ROM area and Bank 2 Region.

• Hidden ROM (Hi-ROM) Program Command

To program the data to the Hidden ROM area, write the Hidden ROM program command sequence during Hidden ROM mode. This command is same as the program command in the past except to write the command during Hidden ROM mode. Therefore the detection of completion method is the same as in the past, using the DQ_7 data poling, DQ_6 toggle bit and RY/$\overline{BY}$ pin. Need to pay attention to the address to be programmed. If the address other than the Hidden ROM area is selected to program, the data of the address will be changed.

• Hidden ROM (Hi-ROM) Erase Command

To erase the Hidden ROM area, write the Hidden ROM erase command sequence during Hidden ROM mode. This command is same as the sector erase command in the past except to write the command during Hidden ROM mode. Therefore the detection of completion method is the same as in the past, using the DQ_7 data poling, DQ_6 toggle bit and RY/$\overline{BY}$ pin. Need to pay attention to the sector address to be erased. If the sector address other than the Hidden ROM area is selected, the data of the sector will be changed.

• Hidden ROM (Hi-ROM) Protect Command

There are two methods to protect the Hidden ROM area. One is to write the sector group protect setup command(60H), set the sector address in the Hidden ROM area and (A_6, A_1, A_0) = (0,1,0), and write the sector group protect command(60H) during the Hidden ROM mode. The same command sequence could be used because except that it is in the Hidden ROM mode and that it does not apply high voltage to $\overline{RESET}$ pin, it is the same as the extension sector group protect in the past. Please refer to "Function Explanation **Extended Command** (3) Extentended Sector Group Protection" for details of extention sector group protect setting.

The other is to apply high voltage (V_{ID}) to A_9 and $\overline{OE}$, set the sector address in the Hidden ROM area and (A_6, A_1, A_0) = (0,1,0), and apply the write pulse during the Hidden ROM mode. To verify the protect circuit, apply high voltage (V_{ID}) to A_9, specify (A_6, A_1, A_0) = (0,1,0) and the sector address in the Hidden ROM area, and read. When "1" appears to DQ_0, the protect setting is completed. "0" will appear to DQ_0 if it is not protected. Please apply write pulse agian. The same command sequence could be used for the above method because other than the Hidden ROM mode, it is the same as the sector group protect in the past. Please refer to "Function Explanation **Secor Group Protection**" for details of sector group protect setting

Other sector group will be effected if the address other than the Hidden ROM area is selected for the sectoer group address, so please be carefull. Once it is protected, protection can not be cancelled, so please pay closest attention.

• Write Operation Status

Detailed in Table 13 are all the status flags that can determine the status of the bank for the current mode operation. The read operation from the bank where is not operate Embedded Algorithm returns a data of memory cell. These bits offer a method for determining whether a Embedded Algorithm is completed properly. The information on DQ_2 is address sensitive. This means that if an address from an erasing sector is consectively read, then the DQ_2 bit will toggle. However, DQ_2 will not toggle if an address from a non-erasing sector is consectively read. This allows the user to determine which sectors are erasing and which are not.

The status flag is not output from bank (non-busy bank) not executing Embedded Algorithm. For example, there is bank (busy bank) which is now executing Embedded Algorithm. When the read sequence is [1] <busy bank>, [2] <non-busy bank>, [3] <busy bank>, the DQ_6 is toggling in the case of [1] and [3]. In case of [2], the data of memory cell is outputted. In the erase-suspend read mode with the same read sequence, DQ_6 will not be toggled in the [1] and [3].

In the erase suspend read mode, DQ_2 is toggled in the [1] and [3]. In case of [2], the data of memory cell is outputted.

Table 13 Hardware Sequence Flags

Status			DQ_7	DQ_6	DQ_5	DQ_3	DQ_2
In Progress	Embedded Program Algorithm		$\overline{DQ_7}$	Toggle	0	0	1
	Embedded Erase Algorithm		0	Toggle	0	1	Toggle*
	Program Suspended Mode	Program Suspend Read (Program Suspended Sector)	Data	Data	Data	Data	Data
		Program Suspend Read (Non-Program Suspended Sector)	Data	Data	Data	Data	Data
	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{DQ_7}$	Toggle	0	0	1 *
Exceeded Time Limits	Embedded Program Algorithm		$\overline{DQ_7}$	Toggle	1	0	1
	Embedded Erase Algorithm		0	Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{DQ_7}$	Toggle	1	0	N/A

*   Successive reads from the erasing or erase-suspend sector will cause DQ_2 to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ_2 bit.

Notes: 1. DQ_0 and DQ_1 are reserve pins for future use.
        2. DQ_4 is Fujitsu internal use only.

• **DQ$_7$**

$\overline{\text{Data}}$ Polling

The MBM29DL16XTD/BD devices feature $\overline{\text{Data}}$ Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ$_7$. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ$_7$. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ$_7$ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ$_7$ output. The flowchart for $\overline{\text{Data}}$ Polling (DQ$_7$) is shown in Figure 24.

For programming, the $\overline{\text{Data}}$ Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the $\overline{\text{Data}}$ Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. $\overline{\text{Data}}$ Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

If a program address falls within a protected sector, $\overline{\text{Data}}$ Polling on DQ$_7$ is active for approximately 1 μs, then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected, $\overline{\text{Data}}$ Polling on DQ$_7$ is active for approximately 400 μs, then the bank returns to read mode.

Once the Embedded Algorithm operation is close to being completed, the MBM29DL16XTD/BD data pins (DQ$_7$) may change asynchronously while the output enable ($\overline{\text{OE}}$) is asserted low. This means that the devices are driving status information on DQ$_7$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ$_7$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ$_7$ has a valid data, the data outputs on DQ$_0$ to DQ$_6$ may be still invalid. The valid data on DQ$_0$ to DQ$_7$ will be read on the successive read attempts.

The $\overline{\text{Data}}$ Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 13.)

See Figure 9 for the $\overline{\text{Data}}$ Polling timing specifications and diagrams.

• **DQ$_6$**

Toggle Bit I

The MBM29DL16XTD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ($\overline{\text{OE}}$ toggling) data from the devices will result in DQ$_6$ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ$_6$ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1 μs and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400 μs and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ$_6$ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ$_6$ to toggle.

The system can use DQ_6 to determine whether a sector is actively erasing or is erase-suspended. When a bank is actively erasing (that is, the Embedded Erase Algorithm is in progress), DQ_6 toggles. When a bank enters the Erase Suspend mode, DQ_6 stops toggling. Successive read cycles during the erase-suspend-program cause DQ_6 to toggle.

To operate toggle bit function properly, $\overline{CE}$ or $\overline{OE}$ must be high when bank address is changed.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

• **DQ_5**

Exceeded Timing Limits

DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. $\overline{Data}$ Polling is the only operating function of the devices under this condition. The $\overline{CE}$ circuit will partially power down the device under these conditions (to approximately 2 mA). The $\overline{OE}$ and $\overline{WE}$ pins will control the output disable functions as described in Tables 3 and 4.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the devices have exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

• **DQ_3**

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ_3 will remain low until the time-out is complete. $\overline{Data}$ Polling and Toggle Bit are valid after the initial sector erase command sequence.

If $\overline{Data}$ Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by $\overline{Data}$ Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent Sector Erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

See Table 13: Hardware Sequence Flags.

• **DQ_2**

Toggle Bit II

This toggle bit II, along with DQ_6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7, is summarized as follows:

For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.) See also Table 14 and Figure 12.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

To operate toggle bit function properly, $\overline{CE}$ or $\overline{OE}$ must be high when bank address is changed.

Table 14 Toggle Bit Status

Mode	DQ7	DQ6	DQ2
Program	$\overline{DQ_7}$	Toggle	1
Erase	0	Toggle	Toggle (Note)
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	$\overline{DQ_7}$	Toggle	1 (Note)

Note: Successive reads from the erasing or erase-suspend sector will cause DQ_2 to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ_2 bit.

• RY/$\overline{BY}$

Ready/Busy

The MBM29DL16XTD/BD provide a RY/$\overline{BY}$ open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/$\overline{BY}$ pin is low, the devices will not accept any additional program or erase commands. If the MBM29DL16XTD/BD are placed in an Erase Suspend mode, the RY/$\overline{BY}$ output will be high.

During programming, the RY/$\overline{BY}$ pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/$\overline{BY}$ pin is driven low after the rising edge of the sixth write pulse. The RY/$\overline{BY}$ pin will indicate a busy condition during the $\overline{RESET}$ pulse. Refer to Figures 13 and 14 for a detailed timing diagram. The RY/$\overline{BY}$ pin is pulled high in standby mode.

Since this is an open-drain output, RY/$\overline{BY}$ pins can be tied together in parallel with a pull-up resistor to V_{CC}.

• Byte/Word Configuration

The $\overline{BYTE}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29DL16XTD/BD devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ_0 to DQ_{15}. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ_{15}/A_{-1} pin becomes the lowest address bit and DQ_8 to DQ_{14} bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ_0 to DQ_7 and the DQ_8 to DQ_{15} bits are ignored. Refer to Figures 15, 16 and 17 for the timing diagram.

• Data Protection

The MBM29DL16XTD/BD are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form V_{CC} power-up and power-down transitions or system noise.

• Low V$_{CC}$ Write Inhibit

To avoid initiation of a write cycle during V$_{CC}$ power-up and power-down, a write cycle is locked out for V$_{CC}$ less than V$_{LKO}$ (min). If V$_{CC}$ < V$_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V$_{CC}$ level is greater than V$_{LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V$_{CC}$ is above V$_{LKO}$ (min).

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

• Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on $\overline{OE}$, $\overline{CE}$, or $\overline{WE}$ will not initiate a write cycle.

• Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE}$ = V$_{IL}$, $\overline{CE}$ = V$_{IH}$, or $\overline{WE}$ = V$_{IH}$. To initiate a write cycle $\overline{CE}$ and $\overline{WE}$ must be a logical zero while $\overline{OE}$ is a logical one.

• Power-Up Write Inhibit

Power-up of the devices with $\overline{WE}$ = $\overline{CE}$ = V$_{IL}$ and $\overline{OE}$ = V$_{IH}$ will not accept commands on the rising edge of $\overline{WE}$. The internal state machine is automatically reset to the read mode on power-up.

Table 15 Common Flash Memory Interface Code

Description	A_0 to A_6	DQ_0 to DQ_{15}	Description	A_0 to A_6	DQ_0 to DQ_{15}
Query-unique ASCII string "QRY"	10h 11h 12h	0051h 0052h 0059h	Query-unique ASCII string "PRI"	40h 41h 42h	0050h 0052h 0049h
Primary OEM Command Set 2h: AMD/FJ standard type	13h 14h	0002h 0000h	Major version number, ASCII	43h	0031h
Address for Primary Extended Table	15h 16h	0040h 0000h	Minor version number, ASCII	44h	0031h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h	Address Sensitive Unlock 0h = Required 1h = Not Required	45h	0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h	Erase Suspend 0h = Not Supported 1h = To Read Only 2h = To Read & Write	46h	0002h
V_{CC} Min. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Bh	0027h	Sector Protection 0h = Not Supported X = Number of sectors in per group	47h	0001h
V_{CC} Max. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Ch	0036h	Sector Temporary Unprotection 00h = Not Supported 01h = Supported	48h	0001h
V_{PP} Min. voltage	1Dh	0000h	Sector Protection Algorithm	49h	0004h
V_{PP} Max. voltage	1Eh	0000h	Number of Sector for Bank 2 00h = Not Supported 3Fh = MBM29DL161TD 38h = MBM29DL162TD 30h = MBM29DL163TD 20h = MBM29DL164TD 3Fh = MBM29DL161BD 38h = MBM29DL162BD 30h = MBM29DL163BD 20h = MBM29DL164BD	4Ah	00XXh
Typical timeout per single byte/word write 2^N μs	1Fh	0004h			
Typical timeout for Min. size buffer write 2^N μs	20h	0000h			
Typical timeout per individual block erase 2^N ms	21h	000Ah			
Typical timeout for full chip erase 2^N ms	22h	0000h			
Max. timeout for byte/word write 2^N times typical	23h	0005h			
Max. timeout for buffer write 2^N times typical	24h	0000h	Burst Mode Type 00h = Not Supported	4Bh	0000h
Max. timeout per individual block erase 2^N times typical	25h	0004h	Page Mode Type 00h = Not Supported	4Ch	0000h
Max. timeout for full chip erase 2^N times typical	26h	0000h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Dh	0085h
Device Size = 2^N byte	27h	0015h			
Flash Device Interface description	28h 29h	0002h 0000h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Eh	0095h
Max. number of byte in multi-byte write = 2^N	2Ah 2Bh	0000h 0000h			
Number of Erase Block Regions within device	2Ch	0002h	Boot Type 02h = MBM29DL16XBD 03h = MBM29DL16XTD	4Fh	00XXh
Erase Block Region 1 Information	2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h			
Erase Block Region 2 Information	31h 32h 33h 34h	001Eh 0000h 0000h 0001h			

■ FLOW CHART

EMBEDDED ALGORITHMS

```
                    ┌──────────┐
                    │  Start   │
                    └────┬─────┘
                         ↓
              ┌────────────────────────┐
              │  Write Program Command  │
        ┌────→│       Sequence          │
        │     │      (See below)        │
        │     └───────────┬─────────────┘
        │                 ↓
        │     ┌────────────────────────┐
        │     │   Data Polling Device   │
        │     └───────────┬─────────────┘
        │                 ↓
┌───────────────┐  No  ◇ Last Address ◇
│ Increment     │←─────◇      ?        ◇
│ Address       │       ◇             ◇
└───────────────┘            │ Yes
                             ↓
                 ╭───────────────────────╮
                 │ Programming Completed  │
                 ╰───────────────────────╯
```

Program Command Sequence* (Address/Command):

```
              ┌──────────────┐
              │  555H/AAH    │
              └──────┬───────┘
                     ↓
              ┌──────────────┐
              │  2AAH/55H    │
              └──────┬───────┘
                     ↓
              ┌──────────────┐
              │  555H/A0H    │
              └──────┬───────┘
                     ↓
     ┌───────────────────────────────────┐
     │   Program Address/Program Data     │
     └───────────────────────────────────┘
```

* : The sequence is applied for × 16 mode.
    The addresses differ from × 8 mode.

Figure 22 Embedded Program™ Algorithm

MBM29DL16XTD/BD-70/90/12

EMBEDDED ALGORITHMS

```
                    ┌──────────┐
                    │  Start   │
                    └────┬─────┘
                         ▼
              ┌─────────────────────┐
              │ Write Erase Command │
              │     Sequence        │
              │    (See below)      │
              └─────────┬───────────┘
                        ▼
              ┌─────────────────────────┐
              │ Data Polling or Toggle Bit │
              │  Successfully Completed  │
              └─────────┬───────────────┘
                        ▼
              ┌─────────────────────┐
              │  Erasure Completed  │
              └─────────────────────┘
```

Chip Erase Command Sequence*
(Address/Command):

- 555H/AAH
- 2AAH/55H
- 555H/80H
- 555H/AAH
- 2AAH/55H
- 555H/10H

Individual Sector/Multiple Sector*
Erase Command Sequence
(Address/Command):

- 555H/AAH
- 2AAH/55H
- 555H/80H
- 555H/AAH
- 2AAH/55H
- Sector Address/30H
- Sector Address/30H
- Sector Address/30H

Additional sector erase commands are optional.

* : The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

Figure 23 Embedded Erase™ Algorithm

66

VA = Byte address for programming
= Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation
= Any of the sector addresses within the sector not being protected during chip erase

Note: DQ_7 is rechecked even if DQ_5 = "1" because DQ_7 may change simultaneously with DQ_5.

Figure 24 Data Polling Algorithm

Figure 25 Toggle Bit Algorithm

Note: DQ$_6$ is rechecked even if DQ$_5$ = "1" because DQ$_6$ may stop toggling at the same time as DQ$_5$ changing to "1".

Start

↓

Setup Sector Group Addr.
(A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, A_{12})

↓

PLSCNT = 1

↓

$\overline{OE}$ = V_{ID}, A_9 = V_{ID},
A_6 = $\overline{CE}$ = V_{IL}, $\overline{RESET}$ = V_{IH}
A_0 = V_{IL}, A_1 = V_{IH}

↓

Activate $\overline{WE}$ Pulse

↓

Time out 100 μs

↓

$\overline{WE}$ = V_{IH}, $\overline{CE}$ = $\overline{OE}$ = V_{IL}
(A_9 should remain V_{ID})

↓

Read from Sector Group
(Addr. = SGA, A_0 = V_{IL},
A_1 = V_{IH}, A_6 = V_{IL})*

↓

Data = 01H? — No → PLSCNT = 25? — No → Increment PLSCNT → ($\overline{OE}$ = V_{ID} ... block)

Yes ↓ (Data = 01H)

Protect Another Sector Group ? — Yes → Setup Sector Group Addr.

No ↓

Remove V_{ID} from A_9
Write Reset Command

↓

Sector Group Protection Completed

PLSCNT = 25? — Yes ↓

Remove V_{ID} from A_9
Write Reset Command

↓

Device Failed

* : A_{-1} is V_{IL} on byte mode.

Figure 26 Sector Group Protection Algorithm

Start

RESET = V_ID
(Note 1)

Perform Erase or
Program Operations

RESET = V_IH

Temporary Sector Group
Unprotection Completed
(Note 2)

Notes: 1. All protected sector groups are unprotected.
        2. All previously protected sector groups are protected once again.

Figure 27 Temporary Sector Group Unprotection Algorithm

FAST MODE ALGORITHM

Start

555H/AAH

2AAH/55H

555H/20H

} Set Fast Mode

XXXH/A0H

Program Address/Program Data

$\overline{\text{Data}}$ Polling Device

Verify Byte? — No

Yes

Last Address ? — No → Increment Address

Yes

Programming Completed

} In Fast Program

(BA) XXXH/90H

XXXH/F0H

} Reset Fast Mode

Note: The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

Figure 28 Embedded Program™ Algorithm for Fast Mode

Start

$\overline{\text{RESET}} = V_{ID}$

Wait to 4 μs

Extended Sector Group Protection Entry?

No → Device is Operating in Temporary Sector Group Unprotection Mode

Yes

To Setup Sector Group Protection Write XXXH/60H

PLSCNT = 1

To Sector Group Protection Write SGA/60H
$(A_0 = V_{IL}, A_1 = V_{IH}, A_6 = V_{IL})$

Increment PLSCNT

Time Out 250 μs

To Verify Sector Group Protection Write SGA/40H
$(A_0 = V_{IL}, A_1 = V_{IH}, A_6 = V_{IL})$

Setup Next Sector Group Address

Read from Sector Group Address
$(A_0 = V_{IL}, A_1 = V_{IH}, A_6 = V_{IL})$

PLSCNT = 25?

No

Data = 01H?

No

Yes

Protection Other Sector Group ?

Yes

Yes

Remove V_{ID} from $\overline{\text{RESET}}$ Write Reset Command

Device Failed

No

Remove V_{ID} from $\overline{\text{RESET}}$ Write Reset Command

Sector Group Protection Completed

Figure 29 Extended Sector Group Protection Algorithm

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:

MBM29DL16X   T   E   70   PFTN

PACKAGE TYPE
PFTN = 48-Pin Thin Small Outline Package
  (TSOP) Standard Pinout
PFTR = 48-Pin Thin Small Outline Package
  (TSOP) Reverse Pinout
PBT = 48-Ball Fine pitch Ball Grid Array
  Package (FBGA)

SPEED OPTION
See Product Selector Guide

DEVICE REVISION

BOOT CODE SECTOR ARCHITECTURE
T = Top sector
B = Bottom sector

DEVICE NUMBER/DESCRIPTION
MBM29DL16X
16Mega-bit (2M × 8-Bit or 1M × 16-Bit) CMOS Flash Memory
3.0 V-only Read, Program, and Erase

Valid Combinations		
MBM29DL161TD/BD		
MBM29DL162TD/BD	70	PFTN
MBM29DL163TD/BD	90	PFTR
MBM29DL164TD/BD	12	PBT

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Fujitsu sales office to confirm availability of specific valid combinations and to check on newly released combinations.

73

■ PACKAGE DIMENSIONS

48-pin plastic TSOP(I)
(FPT-48P-M19)

* Resin Protrusion. (Each Side: 0.15 (.006)Max)

48-pin plastic TSOP(I)
(FPT-48P-M20)

* Resin Protrusion. (Each Side: 0.15 (.006)Max)

(Continued)

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe
FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

http://www.fmap.com.sg/

F9909
© FUJITSU LIMITED Printed in Japan