128 Segment LCD Drivers CMOS


The MC14LC5003/5004 are 128-segment, multiplexed-by-four LCD Drivers. The two devices are functionally the same except for their data input protocols. The MC14LC5003 uses a serial interface data input protocol. The device may be interfaced to the MC68HCXX product families using a minimal amount of software (see example). The MC14LC5004 has a IIC interface and has essentially the same protocol, except that the device sends an acknowledge bit back to the transmitter after each eight-bit byte is received. MC14LC5004 also has a "read mode", whereby data sent to the device may be retrieved via the IIC bus.

The MC14LC5003/MC14LC5004 drives the liquid-crystal displays in a multiplexed-by-four configuration. The device accepts data from a microprocessor or other serial data source to drive one segment per bit. The chip does not have a decoder, allowing for the flexibility of formatting the segment data externally.

Devices are independently addressable via a two-wire (or three-wire) communication link which can be common with other peripheral devices.

The MC14LC5003/MC14LC5004 are low cost version of MC145003 and MC145004 without cascading function.

- Drives 128 Segments Per Package
- May Be Used with the Following LCDs: Segmented Alphanumeric, Bar Graph, Dot Matrix, Custom
- Quiescent Supply Current: 30 A @ 2.7 V V_{DD}
- Operating Voltage Range: 2.7 to 5.5 V
- Operating Temperature Range: -40 to 85C
- Separate Access to LCD Drive Section's Supply Voltage to Allow for Temperature Compensation
- See Application Notes AN1066 and AN442



	N	IC14L	.C500)3
	N	IC14L	.C500)4
S.	5		FU S	IFP SUFFIX E 848B
	MC MC MC	DERING IN C14LC5003F C14LC5004F CC14LC5003 CC14LC5004	U QFP U QFP B BARE D	IE
			GNMENT	440
FP32 [FP31] FP30] FP29] FP28] FP27] FP26] FP26] FP23] FP22] FP21] FP20]	5251 1 2 3 4 5 6 7 8 9 10 11 12 13 1415	2020 16 17 18 19 20 16 17 18 19 20 17 18 19 20 17 18 19 20 18 14 14 14 NC = NO CO	45 44 43 42 4 45 44 43 42 4 21 22 23 24 25 21 22 23 24 25 S ^S 44 43 42 4	140 39 38 DCLK 37 NC 36 FP1 35 FP2 34 FP3 33 FP4 32 FP5 31 FP6 30 FP7 29 FP8 28 FP9 27 FP10 26 FP1 29 FP5 28 FP9 27 FP10 26 FP1 29 FP5 27 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP10 29 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 28 FP5 27 FP5 28 FP5 28 FP5 28 FP5 27 FP5 28 FP5 28 FP5 28 FP5 28 FP5 27 FP5 28 FP5 28 FP5 28 FP5 28 FP5 27 FP5 28 FP5 FP10 28 FP5 FP10 FP5 FP10 FP5 FP5 FP5 FP5 FP5 FP5 FP5 FP5

捷多邦,专业PCB打样工厂,24小时加急出货

10/96

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	- 0.5 to + 6.5	V
V _{in}	Input Voltage, D _{in} , and Data Clock	- 0.5 to 15	V
V _{in osc}	Input Voltage, OSC _{in} of Master	- 0.5 to V _{DD} + 0.5	V
l _{in}	DC Input Current, per Pin	± 10	mA
T _A	Operating Temperature Range	- 40 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V	_{SS} , T _A = 25 C)
----------------------------	---------------------------	--

Characteristic	Symbol	V _{DD} V	V _{LCD} V	Min	Typical	Max	Unit
Output Drive Current — Frontplanes $V_0 = 0.15 V$	I _{FH} I _{FL}	5 5	2.7 2.7	260 260	_	_	μA
V _O = 2.65 V	I _{FH} I _{FL}	5 5	2.7 2.7	-240 -240	_	_	
V _O = 1.72 V	I _{FH} I _{FL}	5 5	2.7 2.7	-40	_	 -1.5	
V _O = 1.08 V	I _{FH} I _{FL}	5 5	2.7 2.7	40	_	2	
V _O = 0.15 V	I _{FH} I _{FL}	5 5	5.5 5.5	600 600	_	_	
V _O = 5.35 V	I _{FH} I _{FL}	5 5	5.5 5.5	-520 -520	_	_	
V _O = 3.52 V	I _{FH} I _{FL}	5 5	5.5 5.5	-35 —	_	 -1.5	
V _O = 1.98 V	I _{FH} I _{FL}	5 5	5.5 5.5	55 —	_	1	
$ \begin{array}{l} \mbox{Supply Standby Currents (No Clock)} \\ I_{DD} = \mbox{Standby } @ \ I_{out} = 0 \ \mu A \\ I_{LCD} = \mbox{Standby } @ \ I_{out} = 0 \ \mu A \\ I_{DD} = \mbox{Standby } @ \ I_{out} = 0 \ \mu A \\ I_{LCD} = \mbox{Standby } @ \ I_{out} = 0 \ \mu A \end{array} $	I _{DDS} I _{LCDS} I _{DDS} I _{LCDS}	2.7 — 5.5 —	 2.7 5.5	 		30 800 50 1500	μΑ
$ \begin{array}{l} \mbox{Supply Currents (} f_{OSC}) = 110 \ \mbox{Hz} \\ I_{DD} = \mbox{Quiescent} @ \ I_{out} = 0 \ \mbox{μA}, \ no \ loading \\ I_{DD} = \mbox{Quiescent} @ \ loading = 270 \ \mbox{μF} \\ I_{DD} = \ \mbox{Quiescent} @ \ \mbox{μout} = 0 \ \mbox{μA}, \ no \ \mbox{loading} \\ I_{DD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 270 \ \mbox{$\mu$F} \\ I_{LCD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 270 \ \mbox{$\mu$F} \\ I_{LCD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 270 \ \mbox{$\mu$F} \\ I_{LCD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 0 \ \mbox{$\mu$A}, \ no \ \mbox{loading} \\ I_{LCD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 0 \ \mbox{$\mu$A}, \ no \ \mbox{loading} \\ \mbox{$I_{LCD} = \ \mbox{Quiescent} @ \ \mbox{$loading} = 0 \ \mbox{$\mu$A}, \ no \ \mbox{loading} \\ \end{array} $	I _{DDQ} I _{DDQ} I _{DDQ} I _{DDQ} I _{LCDQ} I _{LCDQ}	2.7 2.7 5.5 5.5 —	 2.7 5.5		30 — 170 — — —	 70 400 40 70	μΑ
Input Current	l _{in}	—	—	-0.1	_	0.1	μA
Input Capacitance	C _{in}	—	_	_		7.5	pF

(continued)

ELECTRICAL CHARACTERISTICS (Continued)

Characteristic		Symbol	V _{DD} V	V _{LCD} V	Min	Typical	Max	Unit
Frequencies OSC2 Frequency @ R1; BP Frec OSC2 Frequency @ R2;	f _{OSC2} f _{BP} f _{OSC2}	5 5 5	5 5 5	100 100 23		150 150 33	kHz Hz kHz	
Average DC Offset Voltage (BP Relati	ve to FP)	V _{OO}	5	2.8	-50	—	+50	mV
Input Voltage	"0" Level	V _{IL} V _{IL}	2.8 5.5	5 5	_	_	0.85 1.65	V
	"1" Level	V _{IH} V _{IH}	2.8 5.5	5 5	2 3.85	_	_	
Output Drive Current — Backplanes	V _O = 2.65 V	I _{BH} * I _{BL}	5 5	2.8 2.8	-240 -240	_	_	μA
	V _O = 0.15 V	I _{BH} I _{BL}	5 5	2.8 2.8	260 260	_	_	
	V _O = 1.08V	I _{BH} I _{BL}	5 5	2.8 2.8	40		2	
	V _O = 1.72 V	I _{BH} I _{BL}	5 5	2.8 2.8	-40 —	_		
	V _O = 5.35 V	I _{BH} I _{BL}	5 5	5.5 5.5	-520 -520	_	_	
	V _O = 0.15 V	I _{BH} I _{BL}	5 5	5.5 5.5	600 600	_	_	
	V _O = 1.98 V	I _{BH} I _{BL}	5 5	5.5 5.5	55 —	_	1	
	V _O = 3.52 V	I _{BH} I _{BL}	5 5	5.5 5.5	-35 —	_		
Pulse Width, Data Clock	(Figure 1)	t _w	5 3		50 100		_	ns
DCLK Rise/Fall Time	(Figure 1)	t _r , t _f	5 3		—	_	20 120	μs
Setup Time, D _{in} to DCLK	(Figure 2)	t _{su}	5 3		0 0		_	ns
Hold Time, D _{in} to DCLK	(Figure 2)	t _h	5 3		30 60		_	ns
DCLK Low to ENB High	(Figure 3)	t _h	5 3		10 20		_	ns
ENB High to DCLK High	(Figure 3)	t _{rec}	5 3		10 20		_	ns
ENB High Pulse Width	(Figure 3)	t _w	5 3		50 100		_	ns
ENB Low to DCLK High	(Figure 3)	t _{su}	5 3		10 20			ns

NOTE: Timing for Figures 1, 2, and 3 are design estimates only.

* For a time (t = 4/OSC FREQ.) after the backplane waveform changes to a new voltage level, the circuit is maintained in the high-current state to allow the load capacitances to charge quickly. The circuit is then returned to the low-current state until the next voltage change.

SWITCHING WAVEFORMS





Figure 1.






Figure 3.

FUNCTIONAL DESCRIPTION

The MC14LC5003/MC14LC5004 has essentially two sections which operate asynchronously from each other; the data input and storage section and the LCD drive section. The LCD drive and timing is derived from the oscillator, while the data input and storage is controlled by the Data In (D_{in}), Data Clock (DCLK), Address (A0, A1, A2), and Enable (ENB) pins.

Data is shifted serially into the 128-bit shift register and arranged into four consecutive blocks of 32 parallel data bits. A time-multiplex of the four backplane drivers is made (each backplane driver becoming active then inactive one after another) and, at the start of each backplane active period, the corresponding block of 32 bits is made available at the frontplane drivers. A high input to a plane driver turns the driver on, and a low input turns the driver off.

Figure 4 shows the sequence of backplanes. Figure 5 shows the possible configurations of the frontplanes relative to the backplanes. When a backplane driver is on, its output switches

from V_{LCD} to 0 V, and when it is off, it switches from 1/3 V_{LCD} to 2/3 V_{LCD}. When a frontplane driver is on, its

output switches from 0 V to V_{LCD}, and when it is off, it switches from 2/3 V_{LCD} to 1/3 V_{LCD}.

The LCD drive and timing section provides the multiplex signals and backplane driver input signals and formats the frontplane and backplane waveforms.

The address pins are used to uniquely distinguish LCD driver from any other chips on the same bus and to define LCD driver as the "master" in the system. There must be one master in any system.

The enable pin may be used as a third control line in the communication bus. It may be used to define the moment when the data is latched. If not used, then the data is latched after 128 bits of data have been received.




Figure 4. Backplane Sequence




Figure 5. Frontplane Combinations

PIN DESCRIPTIONS

A0-A2

Address Inputs (Pins 42-44)

The devices have to receive a correct address before they will accept data. Three address pins (A2, A1, A0) are used to define the states of the three programmable bits of MC14LC5003/MC14LC5004's 8-bit address.

The address is 0111vwxy where v, w, x represent A2, A1, and A0 respectively. Where v, w, x=0, then A2, A1, and A0 should be tied to 0 V. Where v, w, x=1, then A2, A1, and A0 should be tied to V_{DD} .

The address pins must be tied to $V_{\mbox{\scriptsize DD}}.$ This defines the device as a master.

NOTE

Note: In applications where the circuit will be isolated from external manual interference the system designer may take advantage of the self-programming feature. Upon power-on, address pins which are left open-circuit will be charged to V_{DD} . However, care must be taken not to inadvertently discharge the pins after power-on since the address may then be lost. A similar feature is also available on the $\overline{\text{ENB}}$ pin.

CAUTION

The configuration A0, A1, A2 = 000 should not be used. This does not give a valid address and is reserved for Motorola's use only. All three address pins should never be tied to 0 V simultaneously.

ENB

Enable Input (Pin 41)

If the $\overline{\text{ENB}}$ pin is tied to V_{DD}, the MC14LC5003/ MC14LC5004 will always latch the data after 128 bits have been received. The latched data is multiplexed and fed to the frontplane drivers for display. If external control of this latching function is required, then the $\overline{\text{ENB}}$ pin should be held low, followed by one high pulse on $\overline{\text{ENB}}$ when data display is required. (This may be useful in a system where one MC145003/ MC145004 is permanently addressed and only the last 128 bits of data sent are required to be latched for display). The pulse on the $\overline{\text{ENB}}$ pin must occur while DCLK is high.

DCLK, D_{in}

Data Clock and Data Input (Pins 38, 39)

Address input and data input controls. See **Data Input Pro**tocol sections for relevant option.

OSC1, OSC2

Oscillator Pins (Pins 51, 50)

To use the on-board oscillator, an external resistor should be connected between OSC1 and OSC2. Optionally, the OSC1 pin may be driven by an externally generated clock signal.

A resistor of 680 k connected between OSC1 and OSC2 pins gives an oscillator frequency of about 30 kHz, giving approximately 30 Hz as seen at the LCD driver outputs. A resistor of 200 k gives about 100 kHz, which results in 100 Hz at the driver outputs. LCD manufacturers recommend an LCD drive frequency of between 30 Hz and 100 Hz. See Figure 6.




Figure 6. Oscillator Frequency vs. Load Resistance

(Approximate)

FP1-FP32

Frontplane Drivers (Pins 36-27, 25-22, 19-15, 13-1) Frontplane driver outputs.

BP1-BP4

Backplane Drivers (Pins 48-45)

Backplane driver outputs.

V_{LCD}

LCD Driver Supply (Pin 20)

Power supply input for LCD drive outputs. May be used to supply a temperature-compensated voltage to the LCD drive section, which can be separate from the logic voltage supply, V_{DD} .

V_{DD}

Positive Power Supply (Pin 49)

This pin supplies power to the main processor interface and logic portions of the device. The voltage range is 2.7 to 5.5 V with respect to the V_{SS} pin.

For optimum performance, V_{DD} should be bypassed to V_{SS} using a low inductance capacitor mounted very closely to these pins. Lead length on this capacitor should be minimized.

Vss

Ground (Pin 21)

Common ground.

DATA INPUT PROTOCOL

Two-wire communication bus DCLK, D_{in} ; three-wire communication bus DCLK, D_{in} , ENB.

MC14LC5003 — SERIAL INTERFACE DEVICE (FIGURE 7)

Before communication with an MC14LC5003 can begin, a start condition must be set up on the bus by the transmitter. To establish a start condition, the transmitter must pull the data line low while the clock line is high. The "idle" state for the clock line and data line is the high state.

After the start condition has been established, an eight-bit address should be sent by the transmitter. If the address sent corresponds to the address of the MC14LC5003 then on each

successive clock pulse, the addressed device will accept a data bit.

If the ENB pin is permanently high, then the addressed MC14LC5003's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise, the control of this latch function may be overridden by holding the ENB line low until the new data is required to be displayed, then a high pulse should be sent on the ENB line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5003, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case, the 129th rising DCLK edge, which normally would be used to set up the stop or start condition, is ignored by the MC14LC5003 and data continues to be received on the 130th rising DCLK. The latch function continues to work as normal (i.e., data is be latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.

MC14LC5004 — IIC DEVICE (FIGURE 8)


Before communication with an MC14LC5004 can begin, a start condition must be set up on the bus by the controller. To establish a start condition, the controller must pull the data line low while the clock line is high.


After the start condition has been established, an eight-bit address should be sent by the controller followed by an extra clock pulse while the data line is left high. In this option, only the seven most significant bits of the address are used to uniquely define devices on the bus, the least significant bit is used as a read/write control: if the least significant bit is 0, then the controller writes to the LCD driver; if it is 1, then the controller reads from the LCD driver's 128-bit shift register on a first-in first-out basis. If the seven most significant address bits sent correspond to the address of the LCD driver then the addressed LCD driver responds by sending an "acknowledge" bit back to the controller (i.e., the LCD driver pulls the data line low during the extra clock pulse supplied by the controller). If the least significant address bit was 0, then the controller should continue to send data to the LCD driver in blocks of eight bits followed by an extra ninth clock pulse to allow the LCD driver to pull the data line D_{in} low as an acknowledgment. If the least significant address bit was 1, then the LCD driver sends data back to the controller (the clock is supplied by the controller). After each successive group of eight bits sent, the LCD driver leaves the data line high for one pulse.

If the ENB pin is permanently high, then the addressed MC14LC5004's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise the control of this latch function may be overridden by holding the ENB line low until the new data is required to be displayed, then a high pulse should be sent on the ENB line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5004, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case the rising DCLK edge which comes after all 128 data bits have been sent and after the last acknowledge-related clock pulse has been made is ignored; data continues to be received on the following DCLK high. The latch function continues to work as normal (i.e., data is latched either after each block of 128 data bits has been received or under external control as required).


At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.














Figure 9. Application Example

APPLICATION INFORMATION

Figure 10 shows an interface example.

Example shows a semi-automatic SPI Mode (only start and stop conditions are done in non-SPI Mode). It contains the software to use HC11 with MC14LC5003 in manual SPI Mode.




Figure 10. Interface Example Between MC68HC11 and MC14LC5003

1							
2				;=====C	ONSTANTS=====		
3	0000	т		extram	equ	\$A000	;\$A000 for 8K RAM
4	0000	Т		stack	equ	\$00FF	;last RAM byte
5	0000	Т		intofs	equ	\$1000	;Internal Registers
б	0000	Т		data	equ	\$08	
7	0000	Т		clock	equ	\$10	
8	0000	Т		enable	equ	\$20	
9	0000	Т		portd	equ	8	
10							
11							
12				;=====P]			
13	A000	Т			org	extram	;Program into RAM
14	A000	Ν	8E00FF	cold	lds	#stack	;set stack pointer
15	A003	М	8638		ldaa	#\$38	;set of MOSI,SS,SCK
16	A005	Т	В71009		staa	\$1009	;DDRD
17	A008	М	C611		ldab	#17	
18	A00A	Ν	CEA05E		ldx	#send	
19	A00D	Т	BDA010		jsr	spi	
20	A010	Т			end	cold	
21			100-1000				
22	A010	U	18CE1000	spi	ldy	#intofs	
23	A014	J	181D0820		bclr	portd,y #enable	$i \in \mathbb{N} = 0$
24	A018	Т	BDA031		jsr	start	start condition
25	A01B	Х	A600	again	ldaa	0 , x	;SPI Mode Use
26 27	A01D A020	Т	B7102A 181F2980FB		staa brclr	\$102A	; SPDR
27 28	A020 A025	L H	181F2980FB 08		inx	\$29,y,#\$80,*	;next DATA
28 29	A025 A026	н Н	08 5A		decb		MEXT DATA
30	A028 A027	л R	5A 26F2		bne	again	
30 31	A027 A029	к Л	181C0820		bset	portd,y #enable	
31 32	A029 A02D	U T	BDA04C		jsr	stop	;stop condition
33	A02D A030	H	39		rts	scop	scop condicion
34	A030	11			TCD		
35	A031	М	8633	start	ldaa	#\$33	;Normal Mode
36	A031 A033	Т	B71028	BLALL	staa	\$1028	SPCR
50	11033	-	2,1020		beau	71020	, 01 010

37	A036	J	181C0808		bset	portd,y #data	;DATA = 1
38	A03A	J	181C0810		bset	portd,y #clock	;CLK = 1
39	A03E	J	181D0808		bclr	portd,y #data	; DATA = 0
40	A042	J	181D0810		bclr	portd,y #clock	;CLK = 0
41	A046	М	8673		ldaa	#\$73	;SPI Mode
42	A048	Т	B71028		staa	\$1028	;SPCR
43	A04B	Н	39		rts		
44	A04C	М	8633	stop	ldaa	#\$33	;Normal Mode
45	A04E	Т	B71028		staa	\$1028	;SPCR
46	A051	J	181D0808		bclr	portd,y #data	; DATA = 0
47	A055	J	181C0810		bset	portd,y #clock	;CLK = 1
48	A059	J	181C0808		bset	portd,y #data	; DATA = 0
49	A05D	Н	39		rts		
50							
51	A05E	т	7E	send	fcb	\$007E	;LCD Driver Address
52	A05F	т	FO		fcb	\$00£0	;Data to sent
53	A060	т	FO		fcb	\$00£0	
54	A061	т	FO		fcb	\$00£0	
55	A062	т	FO		fcb	\$00£0	
56	A063	т	FO		fcb	\$00£0	
57	A064	т	FO		fcb	\$00£0	
58	A065	т	FO		fcb	\$00£0	
59	A066	т	FO		fcb	\$00£0	
60	A067	т	FO		fcb	\$00£0	
61	A068	т	FO		fcb	\$00£0	
62	A069	т	FO		fcb	\$00£0	
63	A06A	т	FO		fcb	\$00£0	
64	A06B	т	FO		fcb	\$00£0	
65	A06C	т	FO		fcb	\$00£0	
66	A06D	т	FO		fcb	\$00f0	
67	A06E	т	FO		fcb	\$00f0	
68	A06F	н	39		rts		
69							
70				;=====PR	OGRAM END===:		

Example 1	. Semi-Automatic	SPI Method
-----------	------------------	------------

Figure 11 shows another interface example.

Example 2 contains the software to use HC05 with MC14LC5003 in serial data interface.




Figure 11. Interface Example Between MC68HC05 and MC14LC5003

PORTC DDRC SEN SCL SDA DOUT	EQU EQU EQU EQU EQU EQU ORG	\$02 \$06 \$07 \$06 \$05 \$FF \$0050	PORTC PORTDC ENABLE PIN, PC7 CLOCK PIN, PC6 DATA PIN, PC5 OUTPUT DATA
W1	RMB	1	
COUNT	RMB	1	
	ORG FCB FCB	\$1FFE #\$01 #\$00	ADDRESS OF RESET VECTOR OF MC68HC805C4 RESET VECTOR
*** Main	Program st	art at 0100 ***	
START	ORG LDA STA	\$0100 #DOUT DDRC	SET DATA LINE OUTPUT
AGAIN			
	LDX BSET BSET	#\$00 SDA,PORTC SCL,PORTC	IDLE STATE CLOCK AND DATA ARE HIGH
READY	BSET LDA STA	SEN,PORTC #\$11 W1	EN=1 SET ADDRESS AND 8 CHARACTERS
	BCLR	SDA,PORTC	START CONDITION, DATA LOW WHILE CLOCK HIGH
LBYTE	CLC LDA STA LDA INCX	#\$08 COUNT SEND,X	8 BITS TO SHIFT GET A BYTE
LBIT	BCLR ROLA	SCL,PORTC	CLOCK LOW
	BCC	DZERO	DATA BIT=0 ?
	BSET JMP	SDA,PORTC CLKHI	NO, BIT=1 AND DATA HIGH
DZERO CLKHI	BCLR BSET	SDA,PORTC SCL,PORTC	DATA LOW CLOCK HIGH
	DEC	COUNT	
	BNE DEC	LBIT W1	
	BNE	LBYTE	LAST BYTE ?
STOP	BCLR	SCL,PORTC	
	BCLR BSET	SDA,PORTC SCL,PORTC	STOP CONDITION DATA GOES HIGH WHILE CLOCK HIGH
	BSET BCLR	SDA,PORTC SEN,PORTC	EN=0
	RTS		
*** End o	of Program ³	***	
where T CT			

*** LCD Address and Data ***

SEND


FCB	\$7E
FCB	\$FF, \$FF, \$FF, \$FF, \$FF, \$FF, \$FF, \$FF
FCB	\$FF, \$FF, \$FF, \$FF, \$FF, \$FF, \$FF, \$FF
RTS	


LCD DRIVER ADDRESS DATA TO SENT

Example 2. Serial Data Interface Method

PACKAGE DIMENSIONS

QFP FU SUFFIX CASE 848B-02





BOND PAD LAYOUT

BOND PAD COORDINATES

PIN NO.		COORDINATES			
FIN NO.		x	Y		
1	FP32	-736.002	929.199		
2	FP31	-736.002	781.999		
3	FP30	-736.002	634.799		
4	FP29	-736.002	487.599		
5	FP28	-736.002	340.399		
6	FP27	-736.002	193.199		
7	FP26	-736.002	45.999		
8	FP25	-736.002	-101.201		
9	FP24	-736.002	-248.401		
10	FP23	-736.002	-395.601		
11	FP22	-736.002	-542.801		
12	FP21	-736.002	-690.001		
13	FP20	-736.002	-837.201		
14	NC	N/A	N/A		
15	FP19	-736.002	-1205.601		
16	FP18	-588.802	-1205.601		
17	FP17	-441.602	-1205.601		
18	FP16	-294.402	-1205.601		
19	FP15	-147.202	-1205.601		
20	V _{LCD}	0.000	-1205.600		
21	V _{SS}	147.200	-1205.600		
22	FP14	294.398	-1205.601		
23	FP13	441.598	-1205.601		
24	FP12	588.798	-1205.601		
25	FP11	735.998	-1205.601		
26	NC	N/A	N/A		

PIN NO.	PIN NAME	COORDINATES			
FIN NO.		x	Y		
27	FP10	735.998	-837.201		
28	FP9	735.998	-690.001		
29	FP8	735.998	-542.801		
30	FP7	735.998	-395.601		
31	FP6	735.998	-248.401		
32	FP5	735.998	-101.201		
33	FP4	735.998	45.999		
34	FP3	735.998	193.199		
35	FP2	735.998	340.399		
36	FP1	735.998	487.599		
37	NC	736.000	634.800		
38	DCLK	736.000	782.000		
39	D _{IN}	736.000	929.200		
40	NC	N/A	N/A		
41	ENB	736.000	1205.600		
42	A2	588.800	1205.600		
43	A1	441.600	1205.600		
44	A0	294.400	1205.600		
45	BP4	147.198	1205.599		
46	BP3	-0.002	1205.599		
47	BP2	-147.202	1205.599		
48	BP1	-294.402	1205.599		
49	V _{DD}	-441.600	1205.600		
50	OSC2	-588.800	1205.600		
51	OSC1	-736.000	1205.600		
52	NC	N/A	N/A		

Dimemsions in µm