### 专业PCB打样工厂,24小时加急出货

National Semiconductor

February 1995

MF5


## **MF5 Universal Monolithic Switched Capacitor Filter**

### **General Description**

The MF5 consists of an extremely easy to use, general purpose CMOS active filter building block and an uncommitted op amp. The filter building block, together with an external clock and a few resistors, can produce various second order functions. The filter building block has 3 output pins. One of the output pins can be configured to perform highpass, allpass or notch functions and the remaining 2 output pins perform bandpass and lowpass functions. The center frequency of the filter can be directly dependent on the clock frequency or it can depend on both clock frequency and external resistor ratios. The uncommitted op amp can be used for cascading purposes, for obtaining additional allpass and notch functions, or for various other applications. Higher order filter functions can be obtained by cascading several MF5s or by using the MF5 in conjuction with the MF10 (dual switched capacitor filter building block). The MF5 is functionally compatible with the MF10. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed.

### **Features**

- Low cost 14-pin DIP or 14-pin Surface Mount (SO) wide-body package
- Easy to use
- Clock to center frequency ratio accuracy ±0.6%
- Filter cutoff frequency stability directly dependent on external clock quality
- Low sensitivity to external component variations
- Separate highpass (or notch or allpass), bandpass, lowpass outputs
- f<sub>o</sub>×Q range up to 200 kHz
- Operation up to 30 kHz (typical)
- Additional uncommitted op-amp



© 1995 National Semiconductor Corporation TI /H/5066 RRD-B30M115/Printed in U. S. A.



### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, See AN-450 "Surface Mounting Methods and Their Effect please contact the National Semiconductor Sales Office/Distributors for availability and specifications. on Product Reliability" for other methods of soldering surface mount devices. Supply Voltage (V+ - V-)  $V^- \leq V_{in} \leq V^+$ 14V Input Voltage (any pin) Power Dissipation  $T_A = 25^{\circ}C$  (note 1) 500 mW Operating Temp. Range  $\mathsf{T}_{MIN} \leq \mathsf{T}_A \leq \mathsf{T}_{MAX}$ 150°C MF5CN, MF5CWM  $0^{\circ}C \leq T_A \leq 70^{\circ}C$ Storage Temp. Soldering Information: 260°C N Package: 10 sec. Vapor phase (60 sec.) SO Package: 215°C Infrared (15 sec.) 220°C

**Electrical Characteristics**  $V^+ = 5V \pm 0.5\%$ ,  $V^- = -5V \pm 0.5\%$  unless otherwise noted. Boldface limits apply over temperature,  $T_{MIN} \le T_A \le T_{MAX}$ . For all other limits  $T_A = 25^{\circ}C$ .


Parameter			Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Supply Voltage Min					8	V	
$(V^+ - V^-)$	(V <sup>+</sup> - V <sup>-</sup> ) Max					14	V
Maximum Supply Current			Clock applied to Pin 8 No Input Signal	4.5	6.0		mA
Clock	Filter Output			10			mV
Feedthrough	Op-amp Outpu	ıt		10			mV


# Filter Electrical Characteristics $v^+ = 5V\pm 0.5\%$ , $v^- = -5V\pm 0.5\%$ unless otherwise noted. Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$ . For all other limits $T_A = 25^\circ C$ .

Parameter		Conditions		Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Center Frequency	Max			30		20	kHz
Range (f <sub>o</sub> )	Min			0.1		0.2	Hz
Clock Frequency	Max			1.5		1.0	MHz
Range (f <sub>CLK</sub> )	Min			5.0		10	Hz
Clock to Center Frequency Ratio		ldeal Q=10	$V_{pin9} = +5V$ $F_{CLK} = 250 \text{ kHz}$	50.11 ± 0.2%	50.11 ± 1.5%		
(f <sub>CLK</sub> /f <sub>o</sub> )		Mode 1	$V_{pin9} = -5V$ $F_{CLK} = 500 \text{ kHz}$	100.04 ± 0.2%	100.04 ± 1.5%		
$f_{CLK}/f_o$ Temp. Coefficient		$V_{pin9} = +5V$ (50:1 CLK ratio) $V_{pin9} = -5V$ (100:1 CLK ratio)		±10			ppm/°C
				±20			ppm/°C
Q Accuracy (Max) (Note 2)		$\begin{array}{c c} \mbox{Ideal} & V_{ping} = +5V \\ Q = 10 & F_{CLK} = 250 \ \mbox{kHz} \\ \mbox{Mode 1} & V_{ping} = -5V \\ F_{CLK} = 500 \ \mbox{kHz} \end{array}$			±10		%
					±10		%
Q Temperature Coefficient		$V_{pin9} = +5V$ (50:1 CLK ratio)		-200			ppm/°C
		$V_{pin9} = -5V$ (100:1 CLK ratio)		-70			ppm/°C
DC Lowpass Gain Accuracy (Max)		$\begin{array}{l} \text{Mode 1} \\ \text{R1} = \text{R2} = 10 \text{ k}\Omega \end{array}$			±0.2		dB
DC Offset	V <sub>os1</sub>			± 5.0			mV
Voltage (Max)	V <sub>os2</sub>	$V_{pin9} = +5V$		- 185			mV
	V <sub>os3</sub>	(50:1 CLK ratio)		+115			mV
(Note 3)	V <sub>os2</sub>	V <sub>pin9</sub> =	-5V	-310			mV
	V <sub>os3</sub>	(100:1 Cl	LK ratio)	+240			mV

BP, LP pins	Parameter			(Note 6	) Limi (Note		Unit
	put BP, LP pins		$RL = 5 k\Omega$		±3.8	, , ,	V
Swing (Min) N/AP/HP pin			$RL = 3.5 k\Omega$			8	V
Dynamic Range (Note 4)			V <sub>pin9</sub> = +5V				dB
			$(50:1 \text{ CLK ratio})$ $V_{pin9} = -5V$ $(100:1 \text{ CLK ratio})$				
							dB
Current (Neto 5)		burce		20			mA
				3.0			
ver temperatur	e, T <sub>MIN</sub> ≤ T,	<b>₄</b> ≤ <b>Τ<sub>ΜΑΧ</sub>.</b> Fo	r all other lim	$\frac{1}{1000} \text{Te}$	C. ested	Design	d. Bold-
leter	Co	nditions		\   L		(Note 8)	
roduct						-	MHz
ving (Min)	RL	= 3.5 kΩ	±4.2		±3.8		۷
			7.0				V/µs
			80				db
Input Offset Voltage (Max)					±20		mV
							pA
Maximum Output Short Circuit Current (Note 5)       Source         Logic Input Characteris All other limits T <sub>A</sub> = 25°C.         Parameter			20				mA
			3.0				mA
		Conditions		Typical (Note 6)	Limit	Limit	Unit
Min Logical "1" Input Voltage		= +5V, V <sup>-</sup> =	= -5V,		3.0	(11010-0)	V
Max Logical "0' Input Voltage	V <sub>L.Sr</sub>	n. =0V			-3.0		V
Min Logical "1" Input Voltage		= +10V, V-	= 0V,		8.0		V
Max Logical "0' Input Voltage	V <sub>L.St</sub>	<sub>n.</sub> = +5V			2.0		V
Input Voltage		,	= -5V,		2.0		V
Max Logical "0' Input Voltage	V <sub>L.Sr</sub>	<sub>h.</sub> = 0V			0.8		V
of the Q value is a V <sub>os3</sub> refer to the inte so the dynamic range (ratio and 280 µV rr source current is me short circuit sink cu e supply. These are 25°C and represent r 100% tested.	function of the rnal offsets as is referenced to ns for the MF5 asured by forcin rent is measure the worst case nost likely parar	discussed in the b 2.82V rms (4V p with a 100:1 CLk g the output that i d by forcing the o conditions. netric norm.	cy (f <sub>o</sub> ). This is il Application Infor eak) where the v ( ratio. s being tested to output that is bei	lustrated in the mation section 3 videband noise o its maximum po ng tested to its n	curves under t 3.4. over a 20 kHz ba sitive voltage sw	he heading "Typical undwidth is typically 20 ing and then shorting	00 μV rms f that output
	ectrical Ch ver temperature roduct ving (Min) ain ge (Max) Source Sink Charactel = 25°C. eter Min Logical "1" Input Voltage Max Logical "0" Input Voltage Min Logical "1" Input Voltage Min Logical "1" Input Voltage Min Logical "1" Input Voltage Min Logical "1" Input Voltage Max Logical "0" Input Voltage Source current is mee s the dynamic range s short circuit sink cur e supply. These are e supply. These are for a corrent is mee short circuit sink cur	Sink         Sink         ectrical Character         ver temperature, $T_{MIN} \leq T_{J}$ neter       Co         roduct       RL         wing (Min)       RL         ain       Source         Sink       Source         Sink       Source         Sink       Source         Sink       Characteristics be         eter       Min Logical "1"         Input Voltage       V+ =         Max Logical "0"       VL.St         Input Voltage       V+ =         Max Logical "0"       VL.St         Input Voltage       V+ =         Max Logical "1"       VL.St         Input Voltage       V+ =         Max Logical "0"       VL.St         Input Voltage       V+ =         Max Logical "1"       VL.St         Input Voltage       V+ =         Max Logical "1"       VL.St         Input Voltage       V+ =         Max Logical "1"       VL.St         Input Voltage       V+ =         Max Logical "0"       VL.St         Input Voltage       V=         Max Logical "1"       N =         I	Source       Sink         Sink       Sink         Ectrical Characteristics v+         ver temperature, T <sub>MIN</sub> $\leq$ T <sub>A</sub> $\leq$ T <sub>MAX</sub> . Formed the standard sta	SinkCertical Characteristics $V^+ = +5V \pm 0.4$ ver temperature, $T_{MIN} \leq T_A \leq T_{MAX}$ . For all other limitmeterConditionsTypical (Note 6)roduct2.5ving (Min)RL = $3.5 k\Omega$ $\pm 4.2$ ain80ge (Max) $\pm 5.0$ $\pm 0.2$ 10ain80ge (Max) $\pm 5.0$ $\pm 0.20$ 20Sink3.0Characteristics Boldface limits apply over $= 25^{\circ}$ C.eterConditionsMin Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_L.Sh. = 0V$ Min Logical "1" Input Voltage $V^+ = +10V, V^- = 0V,$ $V_L.Sh. = +5V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^+ = +5V, V^- = -5V,$ $V_{L.Sh.} = 0V$ Min Logical "1" Input Voltage $V^- = 0V$	Source       20         Sink       3.0         ectrical Characteristics $V^+ = +5V \pm 0.5\%$ , $V^- =$ ver temperature, $T_{MIN} \le T_A \le T_{MAX}$ . For all other limits $T_A = 25\%$ veter       Conditions       Typical (Note 6)       Treat the second seco	Source       20         Sink       3.0         Pectrical Characteristics V+ = +5V ±0.5%, V <sup>-</sup> = -5V ±0.5% to ver temperature, T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub> . For all other limits T <sub>A</sub> = 25°C.         Peter       Conditions       Typical (Note 6)       Tested Limit (Note 7)         roduct       2.5       integet       0       0         ain       80       2.5       integet       0       0         ain       80       20       0       0       0       0         ain       80       20       20       0 <td>Source       20         Sink       3.0         Characteristics V+ = +5V ±0.5%, V- = -5V ±0.5% unless other noted ver temperature, T<sub>MIN</sub> ≤ T<sub>A</sub> ≤ T<sub>MAX</sub>. For all other limits T<sub>A</sub> = 25°C.         ver temperature, T<sub>MIN</sub> ≤ T<sub>A</sub> ≤ T<sub>MAX</sub>. For all other limits T<sub>A</sub> = 25°C.         vert temperature, T<sub>MIN</sub> ≤ T<sub>A</sub> ≤ T<sub>MAX</sub>. For all other limits T<sub>A</sub> = 25°C.         vert temperature, T<sub>MIN</sub> ≤ T<sub>A</sub> ≤ T<sub>MAX</sub>. For all other limits T<sub>A</sub> = 25°C.         roduct       2.5         ving (Min)       RL = 3.5 kΩ         4.2.2       ±3.8         ain       80         ge (Max)       ±5.0         ±       10         Source       20         Sink       3.0           Conditions      Typical (Note 6)      Tested Limit (Note 7)      Design Limit (Note 8)  </td>	Source       20         Sink       3.0         Characteristics V+ = +5V ±0.5%, V- = -5V ±0.5% unless other noted ver temperature, T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub> . For all other limits T <sub>A</sub> = 25°C.         ver temperature, T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub> . For all other limits T <sub>A</sub> = 25°C.         vert temperature, T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub> . For all other limits T <sub>A</sub> = 25°C.         vert temperature, T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub> . For all other limits T <sub>A</sub> = 25°C.         roduct       2.5         ving (Min)       RL = 3.5 kΩ         4.2.2       ±3.8         ain       80         ge (Max)       ±5.0         ±       10         Source       20         Sink       3.0           Conditions      Typical (Note 6)      Tested Limit (Note 7)      Design Limit (Note 8)

LP(14), BP(1),	The second order lowpass, bandpass,	V <sup>+</sup> (6), V <sup>-</sup> (10):	These are the positive and negative
N/AP/HP(2):	and notch/allpass/highpass outputs. The LP and BP outputs can typically sink 1 mA		supply pins. The MF5 will operate over a total supply range of 8V to 14V.
	and source 3 mA. The N/AP/HP output		Decoupling the supply pins with 0.1 $\mu$ F
	can typically sink 1.5 mA and source 3		capacitors is highly recommended.
	mA. Each output typically swings to within	CLK(8):	This is the clock input for the filter. CMOS
INV1(3):	1V of each supply. The inverting input of the summing op		or TTL logic level clocks can be accomodated by setting the L. Sh pin to
	amp of the filter. This is a high impedance		the levels described in the L. Sh pin
	input, but the non-inverting input is		description. For optimum filter
	internally tied to AGND, making INV1		performance a 50% duty cycle clock is
	behave like a summing junction (low impedance current input).		recommended for clock frequencies greater than 200 kHz. This gives each op
S1(4):	S1 is a signal input pin used in the allpass		amp the maximum amount of time to
	filter configurations (see modes 4 and 5).		settle to a new sampled input.
	The pin should be driven with a source	L. Sh(7):	This pin allows the MF5 to accommodate
	impedance of less than 1 k $\Omega$ . If S1 is not driven with a signal it should be tied to		either CMOS or TTL logic level clocks. For dual supply operation (i.e., $\pm$ 5V), a CMOS
	AGND (mid-supply).		or TTL logic level clock can be accepted if
SA(5):	This pin activates a switch that connects		the L. Sh pin is tied to mid-supply (AGND),
	one of the inputs of the filter's second		which should be the system ground.
	summer to either AGND (SA tied to $V-$ ) or to the lowpass (LP) output (SA tied to		For single supply operation the L. Sh pin should be tied to mid-supply (AGND) for a
	V+). This offers the flexibility needed for		CMOS logic level clock. The mid-supply
	configuring the filter in its various modes		bias should be a very low impedance
	of operation.		node. See Applications Information for
50/100(9):	This pin is used to set the internal clock to		biasing techniques. For a TTL logic level
	center frequency ratio $(f_{CLK}/f_0)$ of the filter. By tying the pin to V+ an $f_{CLK}/f_0$		clock the L. Sh pin should be tied to $V-$ which should be the system ground.
	ratio of about 50:1 (typically 50.11 $\pm$	INV2(12):	This is the inverting input of the
	0.2%) is obtained. Tying the 50/100 pin to		uncommitted op amp. This is a very high
	either AGND or V – will set the $f_{CLK}/f_0$		impedance input, but the non-inverting
	ratio to about 100:1 (typically 100.04 $\pm$ 0.2%).		input is internally tied to AGND, making INV2 behave like a summing junction
AGND(11):	This is the analog ground pin. This pin		(low-impedance current input).
	should be connected to the system	Vo2(13):	This is the output of the uncommitted op
	ground for dual supply operation or biased		amp. It will typically sink 1.5 mA and
	to mid-supply for single supply operation. For a further discussion of mid-supply		source 3.0 mA. It will typically swing to within 1V of each supply.
	biasing techniques see the Applications		within 14 of each supply.
	Information (Section 3.2). For optimum		
	filter performance a "clean" ground must		
	be provided.		





### 1.0 Definitions of Terms

 $\mathbf{f}_{\textbf{CLK}}$  the frequency of the external clock signal applied to pin 8.

 $f_{o^{\text{c}}}$  center frequency of the second order function complex pole pair.  $f_{o}$  is measured at the bandpass output of the MF5, and is the frequency of maximum bandpass gain. (*Figure 1*).  $f_{notch}$ : the frequency of minimum (ideally zero) gain at the notch output.

 $f_{z^{\star}}$  the center frequency of the second order complex zero pair, if any. If  $f_z$  is different from  $f_o$  and if  $Q_z$  is high, it can be

observed as the frequency of a notch at the allpass output. (*Figure 10*).

**Q:** "quality factor" of the 2nd order filter. Q is measured at the bandpass output of the MF5 and is equal to  $f_0$  divided by the -3dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 $\mathbf{Q}_{z}$ : the quality factor of the second order complex zero pair, if any.  $\mathbf{Q}_{z}$  is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

F


where  $Q_z = Q$  for an all-pass response.


**H**<sub>OBP</sub>: the gain (in V/V) of the bandpass output at  $f = f_0$ . **H**<sub>OLP</sub>: the gain (in V/V) of the lowpass output as  $f \rightarrow 0$  Hz (*Figure 2*).

**H<sub>OHP</sub>:** the gain (in V/V) of the highpass output as  $f \rightarrow f_{clk}/2$  (*Figure 3*).

**H**<sub>ON</sub>: the gain (in V/V) of the notch output as  $f \rightarrow 0$  Hz and as  $f \rightarrow f_{clk}/2$ , when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 11* and  $\beta$ ), the two quantities below are used in place of H<sub>ON</sub>.

**H**<sub>ON1</sub>: the gain (in V/V) of the notch output as  $f \rightarrow 0$  Hz. **H**<sub>ON2</sub>: the gain (in V/V) of the notch output as  $f \rightarrow f_{clk}/2$ .





### 2.0 Modes of Operation

The MF5 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF5 closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF5 can produce a full 2nd order function. See Table 1 for a summary of the characteristics of the various modes. MODE 1: Notch 1, Bandpass, Lowpass Outputs:

### $f_{notch} = f_0$ (See Figure 7)

= center frequency of the complex pole pair fo

$$=\frac{f_{CLK}}{f_{CLK}}$$
 or  $\frac{f_{CLK}}{f_{CLK}}$ 

100 01 50

 $f_{notch}$  = center frequency of the imaginary zero pair =  $f_0$ .

- $H_{OLP}$  = Lowpass gain (as f  $\rightarrow$  0) =  $-\frac{R2}{R1}$
- $H_{OBP} =$  Bandpass gain (at f = f\_0) =  $-\frac{R3}{R1}$

$$H_{ON} = Notch output gain as f \rightarrow 0$$
  
 $f \rightarrow f_{CLK}/2$   $= \frac{-R_2}{R_1}$ 

 $= \frac{f_0}{BW} = \frac{R3}{R2}$ BW = the -3 dB bandwidth of the bandpass output. Circuit dynamics:

 $H_{OLP} = \frac{H_{OBP}}{Q} \text{ or } H_{OBP} = H_{OLP} \times Q = H_{ON} \times Q.$ 

 ${\rm H}_{OLP(peak)} \cong$  Q  $\times$  H\_{OLP} (for high Q's)

MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$\begin{split} f_0 &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50} \\ Q &= \frac{R3}{R2} \\ H_{OLP} &= -1; \, H_{OLP(peak)} \cong Q \times H_{OLP} \text{ (for high Q's)} \\ & \text{B3} \end{split}$$


Q

 $H_{OBP1} = -\frac{R3}{R2}$ 

 $H_{OBP_2} = 1$  (non-inverting) Circuit dynamics:  $H_{OBP_1} = Q$ 

Note:  $V_{IN}$  should be driven from a low impedance (<1 k $\Omega$ )

TL/H/5066-16









FIGURE 8. MODE 1a



### 2.0 Modes of Operation (Continued)

MODE 3a: HP, BP, LP and Notch with External Op amp (See *Figure 11*)  $=\frac{f_{CLK}}{100}\times\sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{CLK}}{50}\times\sqrt{\frac{R2}{R4}}$ fo  $=\sqrt{\frac{R2}{R4}} imes \frac{R3}{R2}$ Q  $H_{OHP} = -\frac{R2}{R1}$  $H_{OBP} = -\frac{R3}{R1}$  $H_{OLP} = -\frac{R4}{R1}$ = notch frequency =  $\frac{f_{CLK}}{100}\sqrt{\frac{R_h}{R_l}}$  or  $\frac{f_{CLK}}{50}\sqrt{\frac{R_h}{R_l}}$ f<sub>n</sub> = gain of notch at f=f<sub>0</sub>= $\left\|Q\left(\frac{R_g}{R_I}H_{OLP}-\right)\right\|$ Hon

H<sub>n1</sub>

Figure 12)

=  $\frac{f_0}{f_0}$  =  $\frac{R3}{R3}$ .

fo


0


= center frequency

Circuit dynamics: H<sub>OBP</sub> = (H<sub>OLP</sub>)  $\times$  Q = (H<sub>OAP</sub> + 1) Q \*Due to the sampled data nature of the filter, a slight mismatch of  $f_z$  and  $f_o$  occurs causing a 0.4 dB peaking around  $f_o$  of the allpass filter amplitude response (which theoretically should be a straight line). If this is unaccept-able, Mode 5 is recommended.

MODE 4: Allpass, Bandpass, Lowpass Outputs (See

 $= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50};$ fz = center frequency of the complex zero pair  $\approx f_0$ 





Mode	BP	LP	HP	N	AP	Number of resistors	Adjustable f <sub>CLK</sub> /f <sub>o</sub>	Notes
1	*	*		*		3	No	
1a	(2) $H_{OBP1} = -Q$ $H_{OBP2} = +1$	$H_{OLP} = +1$				2	No	May need input buf- fer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above f <sub>CLK</sub> /50 or f <sub>CLK</sub> /100)	
3	*	*	*			4	Yes	Universal State- Variable Filter. Best general-purpose mode
3a	*	*	*	*		7	Yes	As above, but also includes resistor- tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -2$ and $H_{OLP} = -2$ .
5	*	*			*	4		Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$ .
6a		*	*			3		Single pole.

### **3.0 Applications Information**

The MF5 is a general-purpose second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input ( $f_{\rm CLK}$ ). By connecting pin 9 to the appropriate DC voltage, the filter center frequency  $f_0$  can be made equal to either  $f_{\rm CLK}/100$  or  $f_{\rm CLK}/50$ .  $f_0$  can be very accurately set (within  $\pm 0.6\%$ ) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the  $f_{\rm CLK}/f_0$  ratio can be altered by external resistors as in *Figures 9, 10, 11, 13, 14*, and *15*. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using the MF5. These are illustrated in *Figures 1* through *5* along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF5s can be cascaded. The MF5 also includes an uncommitted CMOS operational amplifier for additional signal processing applications.

### 3.1 DESIGN EXAMPLE

An example will help illustrate the MF5 design procedure. For the example, we will design a 2nd order Butterworth low-pass filter with a cutoff frequency of 200 Hz, and a passband gain of -2. The circuit will operate from a  $\pm$ 5V power supply, and the clock amplitude will be  $\pm$ 5v (CMOS) levels).

From the specifications, the filter parameters are:  $f_0\!=\!200$  Hz,  $H_{OLP}\!=\!-2,$  and, for Butterworth response,  $Q\!=\!0.707.$ 


In section 2.0 are several modes of operation for the MF5, each having different characteristics. Some allow adjustment of  $f_{\rm CLK}/f_0$ , others produce different combinations of filter types, some are inverting while others are non-inverting, etc. These characteristics are summarized in Table I. To keep the example simple, we will use mode 1, which has notch, bandpass, and lowpass outputs, and inverts the signal polarity. Three external resistors determine the filter's Q and gain. From the equations accompanying *Figure 7*,  $Q = R_3/R_2$  and the passband gain  $H_{OLP} = -R_2/R_1$ . Since the input signal is driving a summing junction through  $R_1$ , the input signal is convenient and gives a reasonable input impedance. For  $H_{OLP} = -2$ , we have:


$$R_2 = -R_1 H_{OLP} = 10k \times 2 = 20k$$

For 
$$Q = 0.707$$
 we have:

 $R_3 \,=\, R_2 Q \,=\, 20k \,\times\, 0.707 \,=\, 14.14k. \ \text{Use 15k.}$ 

For operation on  $\pm$ 5V supplies, V<sup>+</sup> is connected to  $\pm$ 5V, V<sup>-</sup> to  $\pm$ 5V, and AGND to ground. The power supplies should be "clean" (regulated supplies are preferred) and 0.1  $\mu$ F bypass capacitors are recommended.





For a cutoff frequency of 200 Hz, the external clock can be either 10 kHz with pin 9 connected to V<sup>+</sup> (50:1) or 20 kHz with pin 9 tied to A<sub>GND</sub> or V<sup>-</sup> (100:1). The voltage on the Logic Level Shift pin (7) determines the logic threshold for the clock input. The threshold is approximately 2V higher than the voltage applied to pin 7. Therefore, when pin 7 is grounded, the clock logic threshold will be 2V, making it compatible with 0–5 volt TTL logic levels and  $\pm 5$  volt CMOS levels. Pin 7 should be connected to a clean, low-impedance (less than 1000 $\Omega$ ) voltage source.

The complete circuit of the design example is shown for a 100:1 clock ratio in *Figure 16*.

### 3.2 SINGLE SUPPLY OPERATION

The MF5 can also operate with a single-ended power supply. Figure 17 shows the example filter with a single-ended power supply. V+ is again connected to the positive power supply (8 to 14 volts), and V- is connected to ground. The  $A_{GND}$  pin must be tied to V<sup>+</sup>/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 18a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 18b and 18c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

### 3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF5, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF5 are able to swing to within about 1 volt of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF5 is operating on  $\pm 5$  volts, for example, the outputs will clip at about  $8V_{p\text{-}p\text{-}}$ . The maximum input voltage multiplied by the filter gain should therefore be less than  $8V_{p\text{-}p\text{-}}$ .

Note that if the filter has high Q, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at  $f_0$ . If the nominal gain of the filter  $H_{OLP}$  is equal to 1, the gain at  $f_0$  will be 10. The maximum input signal at  $f_0$  must therefore be less than 800 mV<sub>p-p</sub> when the circuit is operated on  $\pm 5$  volt supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at f<sub>o</sub>, so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f<sub>o</sub> and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying *Figures 7* through *15* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

#### 3.4 OFFSET VOLTAGE


The MF5's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. *Figure 19* shows an equivalent circuit of the MF5 from which the output dc offsets can be calculated. Typical values for these offsets are:

$$V_{os1} = opamp offset = \pm 5mV$$

V<sub>os3</sub> = +115mV @ 50:1

-310mV @ 100:1 +240mV @ 100:1

The dc offset at the BP output is equal to the input offset of the lowpass integrator ( $V_{os3}$ ). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.



### 3.0 Applications Information (Continued)

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower ac signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if  $\mathsf{R}_2$  and  $\mathsf{R}_4$  are used to make f<sub>CLK</sub>/f<sub>o</sub> significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and  $f_{CLK}/f_0 = 250$  with pin 9 tied to V<sup>-</sup> (100:1 nominal). R<sub>4</sub>/R<sub>2</sub> will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1.9V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 20. This allows adjustment of Vos1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (V<sub>os(BP)</sub> in modes 1a and 3, for example).

#### 3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The MF5 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF5's sampling frequency is the same as its clock frequency). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is  $s_2 2 + 100$  Hz will cause the system to respond as though the input frequency was  $t_a/2 - 100$  Hz. This phenomenon is known as "alias-

ing", and can be reduced or eliminated by limiting the input signal spectrum to less than  $f_s/2$ . This may in some cases require the use of a bandwidth-limiting filter ahead of the MF5 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate. (*Figure 21*) If necessary, these can be "smoothed" with a simple R-C low-pass filter at the MF5 output.

The ratio of  $f_{CLK}$  to  $f_c$  (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in 3.4.

The accuracy of the  $f_{CLK}/f_o$  ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in  $f_{CLK}/f_o$  will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and  $f_0$  should be limited to 300 kHz when  $f_0<5$  kHz, and to 200 kHz for  $f_0>5$  kHz.





FIGURE 21. The Sampled-Data Output Waveform

TL/H/5066-32

MF5 Universal Monolithic Switched Capacitor Filter



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.