Preferred Device

# **Power MOSFET**

# 2.8 Amps, 20 Volts, N-Channel SOT-23

These miniature surface mount MOSFETs low R<sub>DS(on)</sub> assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry.

#### **Features**

- Pb–Free Packages are Available
- Low R<sub>DS(on)</sub> Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space
- I<sub>DSS</sub> Specified at Elevated Temperature

#### **Applications**

- DC-DC Converters
- Power Management in Portable and Battery Powered Products, ie: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	Vdc
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	± 8.0	Vdc
Drain Current - Continuous @ T <sub>A</sub> = 25°C - Single Pulse (t <sub>p</sub> = 10 μs)	I <sub>D</sub>	2.8 5.0	A
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	1.25	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Thermal Resistance Junction-to-Ambient (Note 1) Thermal Resistance Junction-to-Ambient (Note 2)	$R_{ heta JA}$	100 300	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


- 1. 1" Pad, t < 10 sec.
- 2. Min pad, steady state.



# ON Semiconductor®

http://onsemi.com

2.8 A, 20 V  $R_{DS(on)} = 85 \text{ m}\Omega \text{ (max)}$ 



#### MARKING DIAGRAM




SOT-23 CASE 318 STYLE 21



NT = Device Code M = Date Code

#### **PIN ASSIGNMENT**



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

**Preferred** devices are recommended choices for future use and best overall value.

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				1		1
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μAdc) Temperature Coefficient (Positive)		V <sub>(BR)DSS</sub>	20 -	_ 22	- -	Vdc mV/°C
Zero Gate Voltage Drain Current $ (V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}) $ $ (V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) $		I <sub>DSS</sub>	_ _	- -	1.0 10	μAdc
Gate-Source Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)			ı	-	±100	nA
ON CHARACTERISTICS (Note 3)						
Gate–Source Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coefficient (Negative)			0.5 -	- -2.3	1.0	Vdc mV/°C
Static Drain-to-Source On-Resistance ( $V_{GS}$ = 4.5 Vdc, $I_D$ = 3.6 A) ( $V_{GS}$ = 2.5 Vdc, $I_D$ = 3.1 A)		R <sub>DS(on)</sub>	1 1	78 105	85 115	mΩ
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	150	-	pF
Output Capacitance	$(V_{DS} = 5.0 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	130	-	
Transfer Capacitance		C <sub>rss</sub>	_	45	-	
SWITCHING CHARACTERISTICS (N	ote 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	6.0	-	ns
Rise Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 2.8 Adc,	t <sub>r</sub>	-	95	-	
Turn-Off Delay Time	$V_{gs} = 4.5 \text{ V}, R_G = 2.3 \Omega$	t <sub>d(off)</sub>	-	28	-	
Fall Time		t <sub>f</sub>	-	125	-	
Gate Charge		Q <sub>T</sub>	-	3.5	-	nC
	$(V_{DS} = 16 \text{ Vdc}, I_D = 1.75 \text{ Adc}, V_{GS} = 4.0 \text{ Vdc}) \text{ (Note 3)}$	Q <sub>gs</sub>	_	0.6	-	
	1 65 110 1 20, (11010 2)	Q <sub>gd</sub>	_	1.5	-	
SOURCE-DRAIN DIODE CHARACTI	ERISTICS					
Forward Voltage	(I <sub>S</sub> = 1.0 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3)	V <sub>SD</sub>	_ _ _	0.76 -	1.2	V
Reverse Recovery Time		t <sub>rr</sub>	-	104	-	ns
	$(I_S = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S / dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	ta	_	42	_	
		t <sub>b</sub>	_	62	_	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.20	_	μС
· · · · · · · · · · · · · · · · · · ·	l .	1		1	l .	L

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MGSF2N02ELT1	SOT-23	3,000 Tape & Reel
MGSF2N02ELT1G	SOT-23 (Pb-Free)	3,000 Tape & Reel
MGSF2N02ELT3	SOT-23	10,000 Tape & Reel
MGSF2N02ELT3G	SOT-23 (Pb-Free)	10,000 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Gate Voltage





Figure 5. On-Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage



0.20

100

0.30

0.40

Figure 9. Resistive Switching Time Variation vs.

Gate Resistance

10

 $R_G$ , GATE RESISTANCE ( $\Omega$ )

 $\label{eq:VSD} V_{SD}, SOURCE-TO-DRAIN\ VOLTAGE\ (V)$  Figure 10. Diode Forward Voltage vs. Current

0.60


0.70

1.00

0.50

#### PACKAGE DIMENSIONS

**SOT-23 (TO-236)** CASE 318-08 **ISSUE AJ** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  4. 348\_03\_AND\_07\_OBSOLETE. NEW STANDARD
- 4. 318–03 AND –07 OBSOLETE, NEW STANDARD 318–08.


	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.1102	0.1197	2.80	3.04
В	0.0472	0.0551	1.20	1.40
С	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
Н	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
v	0.0177	0.0236	0.45	0.60

STYLE 21:

PIN 1. GATE

2. SOURCE 3. DRAIN

## **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.