MIC1832 p 查询Mp G M S O H 小 O 南 cuit

捷多邦,专业PCB打样工厂,24小时加急出货





Description

The MIC1832 is a multifunction circuit which monitors microprocessor activity, external reset and power supplies in microprocessor based systems. The circuit functions include a watchdog timer, power supply monitor, microprocessor reset, and manual pushbutton reset input.

The power supply line is monitored with a comparator and an internal voltage reference. $\overrightarrow{\text{RST}}$ is forced low when an out-of-tolerance condition exists and remains asserted for at least 250ms after V_{CC} rises above the threshold voltage (2.55V or 2.88V). The $\overrightarrow{\text{RST}}$ pin will remain logic low with V_{CC} as low as 1.4V.

The Watchdog input (\overline{ST}) monitors μP activity and will assert \overline{RST} if no μP activity has occurred within the watchdog timeout period. The watchdog timeout period is selectable with a nominal periods of 150, 600, or 1200 milliseconds.


Typical Applications

- Automotive Systems
- Intelligent Instruments
- Critical Microprocessor Power Monitoring
- Battery Powered Computers
- Controllers

Ordering Information

<u>Part</u> MIC1832N MIC1832M Package 8-Lead PDIP 8-Lead SOIC <u>Temp. Range</u> -40°C to +85°C -40°C to +85°C

Pin Configuration




Top View

Features

- Power OK/Reset Time Delay, 250ms min.
- Watchdog Timer, 150ms, 600ms, or 1.2s typical
- Precision Supply Voltage Monitor, Select Between 5% or 10% of Supply Voltage
- Available in 8-pin Surface Mount (SO)
- Debounced External Reset Input
- Low Supply Current, < 18μA Typ.</p>

Typical Operating Circuit





MIC1832 µP Supervisory Circuit

Absolute Maximum Ratings

Terminal Voltage	
VCC,	0.3V to 7.0V
All Other Inputs	(VCC + 0.3V)
Input Current	
VCC	
Gnd, All Other Inputs	25mA

Operating Temperature Range	
MIC1832	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering - 10 sec.)	300°C
Power Dissipation	700mW

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Operating ranges define those limits between which the functionality of the device is guaranteed.

Electrical Characteristics

 V_{CC} = 3 to 5.5 V, T_A = Operating Temperature Range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage Range	V _{CC}			5.5	V
Supply Current	I _{CC} @ V _{CC} = 5V (See Note 1) I _{CC} @ V _{CC} = 3.3V (See Note 1)		18 15	30 25	μΑ μΑ
ST and PBRST Input Levels	VIH (See Note 2) VIH (See Note 3) VIL	2.0 VCC - 0.4 -0.3		V _{CC} + 0.3 V _{CC} + 0.3 0.5	V V
Input Leakage, ST (See Note 4)	IIL			±1	μA
Output Voltage, RST, RST	ISOURCE = 350µA, V _{CC} = 3.3V	2.4			V
Output Voltage, RST, RST	I _{SINK} = 10mA, V _{CC} = 3.3V			0.4	V
Output Voltage, RST	V _{CC} = 1.4V, I _{SINK} = 50µA			0.3	V
V _{CC} 5% Trip Point (Reset Threshold Voltage)	TOL = Gnd	2.80	2.88	2.97	V
V _{CC} 10% Trip Point (Reset Threshold Voltage)	TOL = VCC	2.47	2.55	2.64	V
Input Capacitance, ST, TOL	CIN (See Note 5)			5	pF
Output Capacitance, RST, RST	COUT (See Note 5)			7	pF

A.C. Electrical Characteristics V _{CC} = 3 to 5.5 V, T _A = Operating Temperature Range, unless otherwise noted.					
Parameter	Conditions	Min	Тур	Max	Units
PBRST Min. Pulse Width, tPB	PBRST = VIL (see note 6)	20			ms
PBRST Delay, tPBD		1	4	20	ms
Reset Active Time, t _{RST}		250	610	1000	ms
$\overline{\text{ST}}$ Pulse Width, tST		20			ns
ST Timeout Period, t _{TD}	TD = 0V TD = Open TD = V _{CC}	62.5 250 500	150 600 1200	250 1000 2000	ms
VCC Fall Time, tF		40			μs
V _{CC} Rise Time, t _R		0			ns
V _{CC} Detect to RST Low and RST High, t _{RPD}	V _{CC} Falling (see note 7)		5	8	μs
V_{CC} Detect to \overline{RST} High and RST Low, tRPU	V _{CC} Rising	250	610	1000	ms

Note 1: ICC is measured with PBRST and all outputs open and inputs within 0.5V of supply rails.

Note 2: Measured with VCC \ge 2.7V.

Note 3: Measured with VCC < 2.7V.

Note 4: \overrightarrow{PBRST} has an internal pull-up resistor to V_{CC} (typ. 40k Ω).

Note 5: Guaranteed by design at $T_A = 25^{\circ}C$.


Note 6: PBRST must be held low for a minimum of 20ms to guarantee a reset.

Note 7: VCC falling at 8.5mv/µs.

Pin Functions

- Pin 1: PBRST Pushbutton reset input. This input is debounced and can be driven with external logic signals or by means of a mechanical pushbutton to actively force a reset. All pulses less than 1ms in duration on the PBRST pin are ignored, whereas, any pulse with a duration of 20ms or greater is guaranteed to cause a reset. PBRST has an internal pull-up resistor to VCC of 40kΩ typical.
- Pin 2: TD Time delay input. This input selects the timebase used by the watchdog timer. When TD = 0V, the watchdog timeout period is set to a nominal value of 150ms and when TD = open, the watchdog timeout period is set to a nominal value of 600ms and when TD = VCC, the watchdog timeout period is 1.2sec nominally.
- Pin 3: **TOL** Tolerance select input. Selects whether 5% or 10% of V_{CC} is used as the reset threshold voltage. When TOL = 0V, the 5% tolerance level is selected and when TOL = V_{CC}, a 10% tolerance level is selected.
- Pin 4: GND IC ground pin, 0V reference.
- Pin 5: **RST** RST is asserted high if either V_{CC} goes below the reset threshold, the watchdog times out or \overline{PBRST} is pulled low for a minimum of 20ms. RST remains asserted for one reset timeout period after V_{CC} exceeds the reset threshold or after the watchdog times out or after \overline{PBRST} goes high.
- Pin 6: \overline{RST} \overline{RST} is asserted low if either V_{CC} goes below the reset threshold, the watchdog times out or \overline{PBRST} is pulled low for a minimum of 20ms. \overline{RST} remains asserted for one reset timeout period after V_{CC} exceeds the reset threshold or after the watchdog times out or after \overline{PBRST} goes high.
- Pin 7: **ST** Input to the watchdog timer. If **ST** does not see a transition from high to low within the watchdog timeout period, RST and **RST** will be asserted.
- Pin 8: Vcc Primary supply input.

Block Diagram



Circuit Description


TD Pin	Min.	t _{TD} Тур.	Max.
Gnd	62.5ms	150ms	250ms
Open	250ms	600ms	1000ms
Vcc	500ms	1200ms	2000ms

MIC1832 µP Supervisory Circuit

Circuit Description

Power Monitor

The $\overline{\text{RST}}$ and $\overline{\text{RST}}$ pins are asserted whenever VCC falls below the reset threshold voltage as determined by the TOL pin. A 5% tolerance level (2.88V reset threshold voltage) can be selected by connecting the TOL pin to ground and a 10% tolerance (2.55V reset threshold voltage) can be selected by connecting the TOL pin to VCC. The reset pins will remain asserted for a period of 250ms after VCC has risen above the reset threshold voltage. The reset function ensures the microprocessor is properly reset and powers up into a known condition after a power failure. $\overline{\text{RST}}$ will remain valid with VCC as low as 1.4V.



Note: The maximum time between high-to-low transitions (t_{TD}) on the watchdog input (ST) is determined by the voltage applied to the TD pin. If the watchdog input sees a high-to-low transition prior to the timeout period, the watchdog timer will be reset.

Figure 2. Watchdog Input

Pushbutton Reset Input

The PBRST input can be driven with a manual pushbutton switch or with external logic signals. The input is internally debounced and requires an active low signal to force the reset outputs into their active states. The PBRST input will recognize any pulse that is 20ms in duration or greater and will ignore all pulses that are less than 1ms in duration.




Figure 1. Power-Up/Power-Down Sequence

Watchdog Timer

The microprocessor can be monitored by connecting the \overline{ST} pin (watchdog input) to a bus line or I/O line. If a high-to-low transition doesn't occur on the \overline{ST} pin within the watchdog timeout period (determined by TD pin, see Table 1), the \overline{RST} and RST pins will be asserted resulting in a microprocessor reset. \overline{RST} and RST will remain asserted for at least 250ms when this occurs. A minimum pulse of 75ns or any transition high-to-low on the \overline{ST} pin will reset the watchdog timer. The watchdog timer will be reset if \overline{ST} sees a valid transition within the watchdog timeout period.




Figure 3. Pushbutton Reset

Alternate Source Cross Reference Guide

Industry P/N DS1832 DS1832S MIC Direct Replacement MIC1832NC MIC1832MC

Packaging Information


Π

<u>0.019</u> 0.013

0.197 190 Pin 1 Identifier 0.155 0.244 0.155 0.228

→ 0.060 0.040

M Package, 8-Pin Small Outline



N Package, 8-Pin Plastic Dual-In-Line

ł

0.011

¥

0.069 0.053

↑

