MIC2205

2MHz PWM Synchronous Buck Regulator with LDO Standby Mode

General Description

The Micrel MIC2205 is a high efficiency 2MHz PWM synchronous buck (step-down) regulator that features a *LOWQ*™ LDO standby mode that draws only 18µA of quiescent current. The MIC2205 allows an ultra-low noise, small size, and high efficiency solution for portable power applications.

In PWM mode, the MIC2205 operates with a constant frequency 2MHz PWM control. Under light load conditions, such as in system sleep or standby modes, the PWM switching operation can be disabled to reduce switching losses. In this light load *LOWQ*™ mode, the LDO maintains the output voltage and draws only 18µA of quiescent current. The LDO mode of operation saves battery life while not introducing spurious noise and high ripple as experienced with pulse skipping or bursting mode regulators.

The MIC2205 operates from 2.7V to 5.5V input and features internal power MOSFETs that can supply up to 600mA output current in PWM mode. It can operate with a maximum duty cycle of 100% for use in low-dropout conditions.

The MIC2205 is available in the 3mm x 3mm MLF-10L package with a junction operating range from –40°C to +125°C.

Data sheets and support documentation can be found on Micrel's web site at www.micrel.com.

Features

- 2.7 to 5.5V supply voltage
- Light load *LOWQ*™ LDO mode
  - 18µA quiescent current
  - Low noise, 75µVrms
- 2MHz PWM mode
  - Output current to 600mA
  - >95% efficiency
  - 100% maximum duty cycle
- Adjustable output voltage option down to 1V
  - Fixed output voltage options available
- Ultra-fast transient response
- Stable with 1µF ceramic output capacitor
- Fully integrated MOSFET switches
- Micropower shutdown
- Thermal shutdown and current limit protection
- Pb-free 3mm x 3mm MLF-10L package
- –40°C to +125°C junction temperature range

Applications

- Cellular phones
- PDAs
- USB peripherals

Typical Application



Adjustable Output Buck Regulator with *LOWQ*™ Mode



Ordering Information

Part Number	Output Voltage[1]	Junction Temp. Range	Package	Lead Finish
MIC2205-1.3YML	1.3V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205-1.38YML	1.38V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205-1.5YML	1.5V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205-1.58YML	1.58V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205-1.8YML	1.8V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205-1.85YML	1.85V	–40° to +125°C	3x3 MLF-10L	Pb-free
MIC2205YML	Adj.	–40° to +125°C	3x3 MLF-10L	Pb-free

Note:

1. Other Voltage options available. Contact Micrel for details.

Pin Configuration



3mm x 3mm MLF-10L (ML)

Pin Description

Pin Number	Pin Name	Pin Function
1	AGND	Analog (signal) Ground.
2	LDO	LDO Output (Output): Connect to V_{OUT} for LDO mode operation.
3	BIAS	Internal circuit bias supply. Must be de-coupled to signal ground with a 0.1µF capacitor and should not be loaded.
4	AVIN	Analog Supply Voltage (Input): Supply voltage for the analog control circuitry and LDO input power. Requires bypass capacitor to GND.
5	FB	Feedback. Input to the error amplifier. For the Adjustable option, connect to the external resistor divider network to set the output voltage. For fixed output voltage options, connect to V_{OUT} and an internal resistor network sets the output voltage.
6	EN	Enable (Input). Logic low will shut down the device, reducing the quiescent current to less than 5µA.
7	$\overline{\text{LOWQ}}$	Enable LDO Mode (Input): Logic low enables the internal LDO and disables the PWM operation. Logic high enables the PWM mode and disables the LDO mode.
8	VIN	Supply Voltage (Input): Supply voltage for the internal switches and drivers.
9	SW	Switch (Output): Internal power MOSFET output switches.
10	PGND	Power Ground.
EP	GND	Ground, backside pad.

Absolute Maximum Ratings[1]

Supply Voltage (V_{IN}) ..... +6V
Output Switch Voltage (V_{SW}) ..... +6V
Output Switch Current (I_{SW}) 2A
Logic Input Voltage (V_{EN},V_{LOWQ}) ..... -0.3V to V_{IN}
Storage Temperature (T_s)..... -60°C to +150°C
ESD Rating[3] **3kV**

Operating Ratings[2]

Supply Voltage (V_{IN}).....+2.7V to +5.5V
Logic Input Voltage (V_{EN},V_{LOWQ}) ..... -0.3V to V_{IN}
Junction Temperature (T_J) ..... –40°C to +125°C
Junction Thermal Resistance
3x3 MLF-10L (θ_{JA}) ..... 60°C/W

Electrical Characteristics [4]

V_{IN} = V_{EN} = V_{LOWQ} =3.6V; L = 2.2µH; C_{OUT} = 2.2µF; T_A = 25°C, unless noted. **Bold** values indicate –40°C≤ T_J ≤ +125°C

Parameter	Condition	Min	Typ	Max	Units
Supply Voltage Range		**2.7**		**5.5**	V
Under-Voltage Lockout Threshold	(turn-on)	2.45	2.55	2.65	V
UVLO Hysteresis			100		mV
Quiescent Current, PWM mode	V_{FB} = 0.9 * V_{NOM} (not switching)		690	**900**	µA
Quiescent Current, LDO mode	V_{LOWQ} = 0V;I_{OUT} = 0mA		16	**29**	µA
Shutdown Current	V_{EN} = 0V		0.01	**5**	µA
[Adjustable] Feedback Voltage	± 1% ± 2% (over temperature)	0.99 **0.98**	1	1.01 **1.02**	V
[Fixed Output] Voltages	Nominal V_{OUT} tolerance	-1 **-2**		+1 **+2**	%
FB pin input current			1		nA
Current Limit in PWM Mode	V_{FB} = 0.9 * V_{NOM}	**0.75**	1	**1.85**	A
Output Voltage Line Regulation	V_{OUT} > 2V; V_{IN} = V_{OUT}+300mV to 5.5V; I_{LOAD}= 100mA V_{OUT} < 2V; V_{IN} = 2.7V to 5.5V; I_{LOAD}= 100mA		0.13		%
Output Voltage Load Regulation, PWM Mode	20mA < I_{LOAD} < 300mA		0.2	**0.5**	%
Output Voltage Load Regulation, LDO Mode	100µA < I_{LOAD} < 50mA V_{LOWQ} = 0V		0.1	**0.2**	%
Maximum Duty Cycle	V_{FB} ≤ 0.4V	**100**			%
PWM Switch ON-Resistance	I_{SW} = 50mA V_{FB} = 0.7V_{FB_NOM} (High Side Switch) I_{SW} = -50mA V_{FB} = 1.1V_{FB_NOM} (Low Side Switch)		0.4 0.4		Ω
Oscillator Frequency		**1.8**	2	**2.2**	MHz
$\overline{\text{LOWQ}}$ threshold voltage		**0.5**	0.85	**1.3**	V
$\overline{\text{LOWQ}}$ Input Current			0.1	**2**	µA
Enable Threshold		**0.5**	0.85	**1.3**	V
Enable Input Current			0.1	**2**	µA
LDO Dropout Voltage	I_{OUT} = 50mA **Note 5**		110		mV

Parameter	Condition	Min	Typ	Max	Units
Output Voltage Noise	$\overline{LOWQ}$ = 0V; C_{OUT} = 2.2 μ F, 10Hz to 100kHz		75		μVrms
LDO Current Limit	$\overline{LOWQ}$ = 0V; V_{OUT} = 0V (LDO Mode)	**60**	120		mA
Over-Temperature Shutdown			160		°C
Over-Temperature Hysteresis			20		°C

Notes

1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended. Human body model: 1.5kΩ in series with 100pF.
4. Specification for packaged product only.
5. Dropout voltage is defined as the input-to-output differential at which the output voltage drops 2% below its nominal value that is initially measured at a 1V differential. For outputs below 2.7V, the dropout voltage is the input-to-output voltage differential with a minimum input voltage of 2.7V.

Typical Characteristics – PWM Mode

Bode Plot



2.5V_{OUT} Efficiency



1.8V_{OUT} Efficiency



1.5V_{OUT} Efficiency



1.38V_{OUT} Efficiency



1.2V_{OUT} Efficiency



1.0V_{OUT} Efficiency



Load Regulation



Quiescent Current vs. Supply Voltage



Frequency vs. Temperature



Peak Current Limit vs. Supply Voltage



Enable Threshold vs. Supply Voltage



Typical Characteristics – PWM Mode (cont.)



Typical Characteristics - LDO Mode

PSRR vs. Input Voltage



PSRR vs. Output Current



Dropout vs. Output Current



Current Limit vs. Supply Voltage



Dropout Voltage vs. Temperature



Dropout Voltage vs. Temperature



Dropout Voltage vs. Temperature



Dropout Voltage vs. Temperature



Output Voltage vs. Temperature



Enable Threshold Voltage vs. Supply Voltage



Turn-On Time vs. Supply Voltage



Quiescent Current vs. Temperature



Typical Characteristics – LDO Mode (cont.)

Quiescent Current vs. Temperature



Quiescent Current vs. Supply Voltage



Quiescent Current vs. Output Current



Output Voltage vs. Output Current



Functional Diagram



MIC2205 Block Diagram

Functional Characteristics

Load Transient PWM Mode



Load Transient LDO Mode



Enable Transient PWM Mode



Enable Transient LDO Mode



PWM Mode to LDO Mode Transition



LDO Mode to PWM Mode Transient



Functional Characteristics



Functional Description

VIN

VIN provides power to the MOSFETs for the switch mode regulator section, along with the current limiting sensing. Due to the high switching speeds, a 1μF capacitor is recommended close to VIN and the power ground (PGND) pin for bypassing. Please refer to layout recommendations.

AVIN

Analog V_{IN} (AVIN) provides power to the LDO section and the bias through an internal 6 Ohm resistor. AVIN and VIN must be tied together. Careful layout should be considered to ensure high frequency switching noise caused by VIN is reduced before reaching AVIN.

LDO

The LDO pin is the output of the linear regulator and should be connected to the output. In LOWQ mode (LOWQ<1.5V), the LDO provides the output voltage. In PWM mode (LOWQ>1.5V) the LDO pin is high impedance.

EN

The enable pin provides a logic level control of the output. In the off state, supply current of the device is greatly reduced (typically <1μA). Also, in the off state, the output drive is placed in a "tri-stated" condition, where both the high side P-channel Mosfet and the low-side N-channel are in an “off” or non-conducting state. Do not drive the enable pin above the supply voltage.

$\overline{\text{LOWQ}}$

The $\overline{\text{LOWQ}}$ pin provides a logic level control between the internal PWM mode and the low noise linear regulator mode. With LOWQ pulled low (<0.5V), quiescent current of the device is greatly reduced by switching to a low noise linear regulator mode that has a typical I_Q of 18μA. In linear (LDO) mode the output can deliver 60mA of current to the output. By placing $\overline{\text{LOWQ}}$ high (>1.5V), this transitions the device into a constant frequency PWM buck regulator mode. This allows the device the ability to efficiently deliver up to 600mA of output current at the same output voltage.

BIAS

The BIAS pin supplies the power to the internal power to the control and reference circuitry. The bias is powered from AVIN through an internal 6Ω resistor. A small 0.1μF capacitor is recommended for bypassing.

FB

The feedback pin (FB) provides the control path to control the output. For adjustable versions, a resistor divider connecting the feedback to the output is used to adjust the desired output voltage. The output voltage is calculated as follows:

$$V_{OUT} = V_{REF} \times \left(\frac{R1}{R2} + 1\right)$$

where V_{REF} is equal to 1.0V.

A feedforward capacitor is recommended for most designs using the adjustable output voltage option. To reduce battery current draw, a 100K feedback resistor is recommended from the output to the FB pin (R1). Also, a feedforward capacitor should be connected between the output and feedback (across R1). The large resistor value and the parasitic capacitance of the FB pin can cause a high frequency pole that can reduce the overall system phase margin. By placing a feedforward capacitor, these effects can be significantly reduced. Feedforward capacitance (C_{FF}) can be calculated as follows:

$$C_{FF} = \frac{1}{2\pi \times R1 \times 160kHz}$$

For fixed options A feed forward capacitor from the output to the FB pin is required. Typically a 100pF small ceramic capacitor is recommended

SW

The switch (SW) pin connects directly to the inductor and provides the switching current nessasary to operate in PWM mode. Due to the high speed switching on this pin, the switch node should be routed away from sensitive nodes.

PGND

Power ground (PGND) is the ground path for the high current PWM mode. The current loop for the power ground should be as small as possible and separate from the Analog ground (AGND) loop. Refer to the layout considerations for more details.

SGND

Signal ground (SGND) is the ground path for the biasing and control circuitry. The current loop for the signal ground should be separate from the Power ground (PGND) loop. Refer to the layout considerations for more details.

Applications Information

The MIC2205 is a 600mA PWM power supply that utilizes a LOWQ™ light load mode to maximize battery efficiency in light load conditions. This is achieved with a $\overline{\text{LOWQ}}$ control pin that when pulled low, shuts down all the biasing and drive current for the PWM regulator, drawing only 18μA of operating current. This allows the output to be regulated through the LDO output, capable of providing 60mA of output current. This method has the advantage of producing a clean, low current, ultra low noise output in LOWQ™ mode. During LOWQ™ mode, the SW node becomes high impedance, blocking current flow. Other methods of reducing quiescent current, such as pulse frequency modulation (PFM) or bursting techniques, create large amplitude, low frequency ripple voltages that can be detrimental to system operation.

When more than 60mA is required, the $\overline{\text{LOWQ}}$ pin can be forced high, causing the MIC2205 to enter PWM mode. In this case, the LDO output makes a "hand-off" to the PWM regulator with virtually no variation in output voltage. The LDO output then turns off allowing up to 600mA of current to be efficiently supplied through the PWM output to the load.

Input Capacitor

A minimum 1μF ceramic is recommended on the VIN pin for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics lose most of their capacitance over temperature and are therefore, not recommended.

A minimum 1μF is recommended close to the VIN and PGND pins for high frequency filtering. Smaller case size capacitors are recommended due to their lower ESR and ESL. Please refer to layout recommendations for proper layout of the input capacitor.

Output Capacitor

Even though the MIC2205 is optimized for a 2.2μF output capacitor, output capacitance can be varied from 1μF to 4.7μF. The MIC2205 utilizes type III internal compensation and utilizes an internal high frequency zero to compensate for the double pole roll off of the LC filter. For this reason, larger output capacitors can create instabilities. X5R or X7R dielectrics are recommended for the output capacitor. Y5V dielectrics lose most of their capacitance over temperature and are therefore, not recommended.

In addition to a 2.2μF, a small 10nF is recommended close to the load for high frequency filtering. Smaller case size capacitors are recommended due to there lower ESR and ESL.

Inductor Selection

The MIC2205 is designed for use with a 2.2μH inductor. Proper selection should ensure the inductor can handle the maximum average and peak currents required by the load. Maximum current ratings of the inductor are generally given in two methods; permissible DC current and saturation current. Permissible DC current can be rated either for a 40°C temperature rise or a 10% to 20% loss in inductance. Ensure that the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin that the peak current will not saturate the inductor. Peak inductor current can be calculated as follows:

$$I_{PK} = I_{OUT} + \frac{V_{OUT}\left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{2 \times f \times L}$$

Layout Recommendations



Top



Bottom

Note:

The above figures demonstrate the recommended layout for the MIC2205 adjustable option.



Adjustable Output



Fixed Output

Item	Part Number	Description	Manufacturer	Qty
C1	06036D105MAT2 GRM185R60J105KE21D	1µF Ceramic Capacitor X5R, 6.3V 0603 1µF Ceramic Capacitor X5R, 6.3V 0603	AVX Murata(4)	1
C4	06036D225MAT2 GRM188R61A225KE34	2.2µF Ceramic Capacitor X5R, 10V 0603 2.2µuF Ceramic Capacitor X5R, 10V 0603	AVX Murata(4)	1
C3	VJ0402A101KXAA	100pF Ceramic Capacitor	Vishay(3)	1
C2	0201ZD103MAT2 GRM033R10J103KA01D	10nF Ceramic Capacitor 6.3V 0201 10nF Ceramic Capacitor 6.3V 0201	AVX Murata(4)	1
L1	LQH32CN2R2M53K CDRH2D14-2R2	2.2µH Inductor 97mΩ 3.2mmx2.5mmx1.55mm 2.2µH Inductor 94mΩ 3.2mmx3.2mmx1.55mm	Murata(4) Sumida(2)	1
R1(1)	CRCW04021002F	100kΩ 1% 0402	Vishay Dale(3)	1
R2(1)	CRCW04026652F CRCW04021243F CRCW04022003F CRCW04024023F	66.5 kΩ 1% 0402 For 2.5V_{OUT} 124 kΩ 1% 0402 For 1.8 V_{OUT} 200 kΩ 1% 0402 For 1.5 V_{OUT} 402 kΩ 1% 0402 For 1.2 V_{OUT} Open For 1.0 V_{OUT}	Vishay Dale(3) Vishay Dale(3) Vishay Dale(3) Vishay Dale(3) Vishay Dale(3)	
U1	**MIC2205BML**	2MHz Synchronous Buck Regulator with LOWQ™ Mode	**Micrel, Inc.(5)**	1

Notes:

1. For adjustable version only.
2. Sumida Tel: 408-982-9660
3. Murata Tel: 949-916-4000
4. Vishay Tel: 402-644-4218
5. Micrel, Inc. Tel: 408-944-0800

Package Information



	DIMENSION (mm)		
	MIN.	NOM.	MAX.
A	0.80	0.85	1.00
A1	0.00	0.01	0.05
D		3.00 BSC	
D2	1.45	1.60	1.75
E		3.00 BSC	
E2	2.15	2.30	2.45
e		0.50 BSC	
L	0.35	0.40	0.55
b	0.18	0.23	0.30

NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
5. DIMENSION b APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
6. APPLIED ONLY FOR TERMINALS.
7. APPLIED FOR EXPOSED PAD AND TERMINALS.

10-Lead MLF™ (ML)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http:/www.micrel.com