
# SWITCHMODE Series NPN Silicon Power Darlington Transistors with Base-Emitter Speedup Diode

The MJ10015 and MJ10016 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

WWW.DZSC.COM

- Switching Regulators
- Motor Controls
- Inverters
- · Solenoid and Relay Drivers
- Fast Turn-Off Times
  - $1.0~\mu s$  (max) Inductive Crossover Time 20 Amps  $2.5~\mu s$  (max) inductive Storage Time 20 Amps
- Operating Temperature Range -65 to +200°C
- · Performance Specified for

Reversed Biased SOA with Inductive Load Switching Times with Inductive Loads Saturation Voltages Leakage Currents



# MJ10015 MJ10016

50 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
400 AND 500 VOLTS
250 WATTS



CASE 197-05 TO-204AE TYPE (TO-3 TYPE)

### **MAXIMUM RATINGS**

Rating	Symbol	MJ10015	MJ10016	Unit
Collector–Emitter Voltage	VCEO	400	500	Vdc
Collector–Emitter Voltage	VCEV	600	700	Vdc
Emitter Base Voltage	V <sub>EB</sub>	8.0		Vdc
Collector Current — Continuous — Peak (1)	I <sub>C</sub>	50 75		Adc
Base Current — Continous — Peak (1)	I <sub>B</sub>	10 15		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above 25°C	P <sub>D</sub>	250 143 1.43		Watts W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θ</sub> JC	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes:  1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.





### MJ10015 MJ10016

## **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)		•	•		•
Collector–Emitter Sustaining Voltage (Table 1) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 0, V <sub>clamp</sub> = Rated V <sub>CEO</sub> ) MJ10015 MJ10016	VCEO(sus)	400 500	_	_	Vdc
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc)	ICEV	_	_	0.25	mAdc
Emitter Cutoff Current $(V_{EB} = 2.0 \text{ Vdc}, I_{C} = 0)$	I <sub>EBO</sub>	_	_	350	mAdc
SECOND BREAKDOWN		•	•		•
Second Breakdown Collector Current with Base Forward Biased	I <sub>S/b</sub>		See Figure 7	7	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 8			
ON CHARACTERISTICS (1)	•	ı			
DC Current Gain (I <sub>C</sub> = 20 Adc, V <sub>CE</sub> = 5.0 Vdc) (I <sub>C</sub> = 40 Adc, V <sub>CE</sub> = 5.0 Vdc)	hFE	25 10		_	_
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.0 Adc) (I <sub>C</sub> = 50 Adc, I <sub>B</sub> = 10 Adc)	VCE(sat)		_ _	2.2 5.0	Vdc
Base–Emitter Saturation Voltage (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.0 Adc)	VBE(sat)	_	_	2.75	Vdc
Diode Forward Voltage (2) (IF = 20 Adc)	Vf	_	2.5	5.0	Vdc
DYNAMIC CHARACTERISTIC					
Output Capacitance $(V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 100 \text{ kHz})$	C <sub>ob</sub>	_	_	750	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	t <sub>d</sub>	_	0.14	0.3	μs
Rise Time (V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 20 A,	t <sub>r</sub>	_	0.3	1.0	μs
Storage Time IB1 = 1.0 Adc, $V_{BE(off)} = 5 \text{ Vdc}$ , $t_p = 25 \mu s$ Duty Cycle $\leq 2\%$ ).	t <sub>S</sub>	_	0.8	2.5	μs
Fall Time	t <sub>f</sub>	_	0.3	1.0	μs
Inductive Load, Clamped (Table 1)	•		•		•
Storage Time (I <sub>C</sub> = 20 A(pk), V <sub>clamp</sub> = 250 V, I <sub>B1</sub> = 1.0 A,	t <sub>sv</sub>	_	1.0	2.5	μs
Crossover Time  VBE(off) = 5.0 Vdc)  (1) Pulse Test: Pulse Width = 300 us. Pulty Cycle < 2%	t <sub>C</sub>	_	0.36	1.0	μs

<sup>(1)</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

M. 18: 18 T. 11 B. 18:

<sup>(2)</sup> The internal Collector–to–Emitter diode can eliminate the need for an external diode to clamp inductive loads.

Tests have shown that the Forward Recovery Voltage (V<sub>f</sub>) of this diode is comparable to that of typical fast recovery rectifiers.

### **TYPICAL CHARACTERISTICS**




Figure 1. DC Current Gain




Figure 2. Collector-Emitter Saturation Voltage




Figure 3. Base-Emitter Saturation Voltage




Figure 4. Collector Cutoff Region




Figure 5. Output Capacitance

### MJ10015 MJ10016

Table 1. Test Conditions for Dynamic Performance

	Table 1: 166t Contanione for Dynamic 1 criormance					
	V <sub>CEO(sus)</sub>	V <sub>CEX</sub> AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING			
INPUT	$\begin{array}{c c}  & 20 \Omega \\  & & 1 \end{array}$ $\begin{array}{c}  & 5 V \\  & & \boxed{} \end{array}$ PW Varied to Attain $\begin{array}{c}  & 1 \\  & C = 100 \text{ mA} \end{array}$	INDUCTIVE TEST CIRCUIT  TUT  IN4937  OR  EQUIVALENT  Vcamp  Recoil  Vcamp  Recoil  Vcamp  Recoil  Vcamp  Recoil  Vcamp  Recoil  None	TURN-ON TIME  O 1  IB1 = 0 2  IB1 adjusted to obtain the forced here desired  TURN-OFF TIME  Use inductive switching driver as the input to the resistive test circuit.			
CIRCUIT	$L_{coil} = 10 \text{ mH}, V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CEO(sus)}$	$L_{Coil}$ = 180 $\mu$ H R <sub>Coil</sub> = 0.05 $\Omega$ V <sub>CC</sub> = 20 V	$V_{CC}$ = 250 V R <sub>L</sub> = 12.5 Ω Pulse Width = 25 μs			
TEST CIRCUITS	INPUT SEE ABOVE FOR DETAILED CONDITIONS	TEST CIRCUIT  OUTPUT WAVEFORMS $t_1$ Adjusted to Obtain $I_C$ $t_1 \approx \frac{L_{coil} ({}^{1}C_{pk})}{V_{CC}}$ Again the second of	RESISTIVE TEST CIRCUIT  TUT  Resistive Test Circuit  TUT  Resistive Test Circuit			

<sup>\*</sup> Adjust –V such that VBE(off) = 5 V except as required for RBSOA (Figure 8).




Figure 6. Inductive Switching Measurements

### **SWITCHING TIMES NOTE**

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies

and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t<sub>SV</sub> = Voltage Storage Time, 90% I<sub>B1</sub> to 10% V<sub>clamp</sub>

t<sub>rv</sub> = Voltage Rise Time, 10-90% V<sub>clamp</sub>

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

 $t_{\rm C}$  = Crossover Time, 10%  $V_{\rm Clamp}$  to 10%  $I_{\rm C}$ 

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:

$$P_{SWT} = 1/2 V_{CC} I_{C} (t_{c}) f$$

In general,  $t_{\text{TV}}$  +  $t_{\text{fi}} \cong t_{\text{C}}$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_{\rm C}$  and  $t_{\rm SV}$ ) which are guaranteed.

The Safe Operating Area figures shown in Figures 7 and 8 are specified ratings for these devices under the test conditions shown.




Figure 7. Forward Bias Safe Operating Area




Figure 8. Reverse Bias Switching Safe Operating Area




Figure 9. Power Derating

### SAFE OPERATING AREA INFORMATION

### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 8 gives the complete RBSOA characteristics.





Figure 10. Typical Reverse Base Current versus VBE(off) With No External Base Resistance

### PACKAGE DIMENSIONS



### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
   Y14 5M 1982
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.510	1.550	38.35	39.37
В	0.980	1.050	24.89	26.67
С	0.250	0.335	6.35	8.51
D	0.057	0.063	1.45	1.60
Е	0.060	0.135	1.52	3.43
G	0.420	0.440	10.67	11.18
Н	0.205	0.225	5.21	5.72
K	0.440	0.480	11.18	12.19
L	0.655	0.675	16.64	17.15
N	0.760	0.830	19.30	21.08
Q	0.151	0.175	3.84	4.19
U	1.177	1.197	29.90	30.40

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

CASE 197-05 TO-204AE TYPE (TO-3 TYPE) ISSUE J

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola described or each customer application by customer's technical experts. Motorola or ot convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Application and Components in Equal Opportunity/Affirmative Action Employer.

How to reach us: USA/EUROPE: Motorola Literature Distribution;

P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

