

ML2111*

Universal Dual High Frequency Filter

GENERAL DESCRIPTION

查询ML2111供应商

The ML2111 consists of two independent switched capacitor filters that operate at up to 150kHz and perform second order filter functions such as lowpass, bandpass, highpass, notch and allpass. All filter configurations, including Butterworth, Bessel, Cauer, and Chebyshev can be formed.

Micro Linear


The center frequency of these filters is tuned by an external clock or the external clock and resistor ratio.

The ML2111 frequency range is specified up to 150kHz with $\pm 5.0V \pm 10\%$ power supplies. Using a single 5.0V $\pm 10\%$ power supply the frequency range is up to 100kHz. These filters are ideal where center frequency accuracy and high Qs are needed.

The ML2111 is a pin compatible superior replacement for DISC MF10, LMF100, and LTC1060 filters.

FEATURES


- Specified for operation up to 150kHz
- **Center frequency x Q product \leq 5MHz**
- Separate highpass, notch, allpass, bandpass, and lowpass outputs
- Center frequency accuracy of $\pm 0.4\%$ or $\pm 0.8\%$ max.
- Q accuracy of ±4% or ±8% max.
- Clock inputs are TTL or CMOS compatible
- Single 5V (±2.25V) or ±5V supply operation
- * Some Packages Are End Of Life and Obsolete



BLOCK DIAGRAM

ML2111

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	LPA	Lowpass output for biquad A.	11	CLKB	Clock input for biquad B.
2	BPA	Bandpass output for biquad A.	12	50/100/HOL	DInput pin to control the clock-to-
3	N/AP/HP _A	Notch/allpass/highpass output for biquad A.			center-frequency ratio of 50:1 or 100:1, or to stop the clock to hold the last sample of the bandpass or lowpass outputs.
4	INV _A	Inverting input of the summing op amp for biquad A.	13	V _{D-}	Negative digital supply.
5	S1 _A	Auxiliary signal input pin used in	14	V _{A-}	Negative analog supply.
ſ	C	modes 1a, 1d, 4, 5, and 6b.	15	AGND	Analog ground.
6	S _{A/B}	Controls S2 input function.	16	S1 _B	Auxiliary signal input pin used in
7	V_{A+}	Positive analog supply.		b	modes 1a, 1d, 4, 5, and 6b.
8	V_{D+}	Positive digital supply.	17	INVB	Inverting input of the summing op amp for biquad B.
9	LSh	Reference point for clock input levels. Logic threshold typically 1.4V above LSh voltage.	18	N/AP/HP _B	Notch/allpass/highpass output for biquad B.
10	CLK _A	Clock input for biquad A.	19	BPB	Bandpass output for biquad B.
			20	LPB	Lowpass output for biquad B.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage

$ V_{A+} , V_{D+} - V_{A-} , V_{D-} $	V
$V_{A+\prime}V_{D+}$ to LSh	V
Inputs $ V_{A+}, V_{D+} + 0.3 V$ to $ V_{A-}, V_{D-} - 0.3 V$	
Outputs $ V_{A+}, V_{D+} + 0.3 V$ to $ V_{A-}, V_{D-} - 0.3 V$	V
$ V_{A+} $ to $ V_{D+} $ ±0.3	V
Junction Temperature 150%	С
Storage Temperature Range65°C to 150°C	С

Lead Temperature (Soldering, 10 sec)	0°C
Thermal Resistance (θ_{IA})	
20-Pin PDIP	:/W
20-Pin SOIC 95°C	Z/W

OPERATING CONDITIONS

Temperature Range	
ML2111CCX	0°C to 70°C
ML2111CIP	-40°C to 85°C
Supply Range	± 2.25 V to ± 6.0 V

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{A+} = V_{D+} = 5V \pm 10\%$, $V_{A-} = V_{D-} = -5V \pm 10\%$, $C_L = 25pF$, $V_{IN} = 1.41V_{PK}$ (1.000V_{RMS}), Clock Duty Cycle = 50%, T_A = Operating Temperature Range (Note 1)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
FILTER				I	1		
f _{0(MAX)}	$\begin{array}{l} \mbox{Maximum Center Frequency (Note 2)} \\ \mbox{V}_{IN=} 1 \mbox{V}_{PK} \ (0.707 \mbox{V}_{RMS}) \end{array}$					100	kHz
		Figure 15 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 1$	5%			150	kHz
f _{0(MIN)}		Figure 15 (Mode 1), $Q \le 50$, Q Accuracy $\le \pm 3$	0%	25			Hz
		Figure 15 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 1$	25			Hz	
	f ₀ Temperature Coefficient	f _{CLK} < 5MHz		-10		ppm/ºC	
	Clock to Center Frequency Ratio	50:1, f _{CLK} = 5MHz	B Suffix	49.65	49.85	50.05	
	Q = 10, Figure 15 (Mode 1)		C Suffix	49.45	49.85	50.25	
		100:1, f _{CLK} = 5MHz	B Suffix	99.6	100.0	100.4	
			C Suffix	99.2	100.0	100.8	
f _{CLK}	Clock Frequency	$Q \le 20, Q \text{ Accuracy} \le \pm 15\%$		2.5		7500	kHz
	Clock Feedthrough	$f_{CLK} \le 5MHz$			10	20	mV _(P-P)
	Q Accuracy	f _{CLK} = 5MHz, Q = 10,	B Suffix			±3	%
		50:1, Figure 15 (Mode 1)	C Suffix			±5	%
		f _{CLK} = 5MHz, Q = 10,	B Suffix			±4	%
		100:1, Figure 15 (Mode 1)	C Suffix			±8	%
	Q Temperature Coefficient	f _{CLK} < 5MHz, Q = 10			20		ppm/ºC
V _{OS2,3}	DC Offset	50:1, f _{CLK} = 5MHz	B Suffix		7	40	mV
		$S_{A/B} = High \text{ or Low}$	C Suffix		7	60	mV
		100:1, f _{CLK} = 5MHz	B Suffix		14	60	mV
		$S_{A/B}$ =High or Low	C Suffix		14	100	mV

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITION	IS	MIN	ТҮР	MAX	UNITS
FILTER (Co	ontinued)			l			
	Gain Accuracy, DC Lowpass	R1,R3 = 20kΩ, R2 = 2k9 100:1, f ₀ = 50kHz, Q =			0.01	2	%
	Gain Accuracy, Bandpass at f ₀	R1,R3 = $20k\Omega$, R2 = $2k\Omega$	D, B Suffix		1	4	%
		100:1, $f_0 = 50$ kHz, $Q = 2$	0 C Suffix		1	6	%
	Gain Accuracy, DC Notch Output	R1,R3 = $20k\Omega$, R2 = $2k\Omega$ 100:1, f ₀ = $50kHz$, Q =			0.02	2	%
	Noise (Note 3)	Bandpass 10	00kHz, 50:1		103		μV_{RMS}
	Figure 15 (Mode 1),	50)kHz, 100:1		121		μV_{RMS}
	$Q = 1, R1 = R2 = R3 = 2k\Omega$	Lowpass 10	00kHz, 50:1		120		μV_{RMS}
		50	0kHz, 100:1		150		μV_{RMS}
		Notch 10	00kHz, 50:1		115		μV_{RMS}
		50	0kHz, 100:1		135		μV_{RMS}
	Noise (Note 3)	Bandpass, 10	0kHz, 50:1		262		μV _{RMS}
	Figure 15 (Mode 1),	$R1 = 20k\Omega$ 50	0kHz, 100:1		333		μV _{RMS}
	Q = 10, R3 = 20kΩ, R2 = 2kΩ	Lowpass, 10	00kHz, 50:1		268		μV _{RMS}
		$R1 = 2k\Omega$ 50	0kHz, 100:1		342		μV _{RMS}
		Notch, 10	00kHz, 50:1		64		μV _{RMS}
		$R1 = 2k\Omega$ 50	0kHz, 100:1		72		μV _{RMS}
	Crosstalk	$f_{CLK} = 5MHz, f_0 = 100I$	кНz		-50		dB
FILTER, V_A	$V_{A} = V_{D} = 2.25$ V, $V_{A} = V_{D} = -2.25$ V, V	$V_{\rm IN} = 0.707 \text{ x V}_{\rm PK} (0.5 \text{ x V}_{\rm RMS})$)				
f _{0(MAX)}	Maximum Center Frequency	Figure 15 (Mode 1), $Q \le 50$, Q Accuracy \le	± 30%			75	kHz
		Figure 15 (Mode 1), $Q \le 20$, Q Accuracy $\le 10^{-1}$	± 15%			100	kHz
f _{0(MIN)}	Minimum Center Frequency	Figure 15 (Mode 1), $Q \le 50$, Q Accuracy \le	± 30%	25			Hz
		Figure 15 (Mode 1), $Q \le 20$, Q Accuracy \le	Figure 15 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 15\%$				Hz
	Clock to Center Frequency Ratio	50:1, f _{CLK} = 2.5MHz	B Suffix	49.65	49.85	50.05	
	Q = 10, Figure 15 (Mode 1)		C Suffix	49.45	49.85	50.25	
		100:1, f _{CLK} = 2.5MHz	B Suffix	99.60	100.0	100.4	
			C Suffix	99.20	100.0	100.8	
f _{CLK}	Clock Frequency	$Q \le 20$, Q Accuracy $\le :$	±15%	2.5		5000	kHz
	Q Accuracy	f _{CLK} = 2.5MHz, Q = 10	B Suffix			±4	%
		50:1, Figure 15 (Mode	1) C Suffix			±8	%
		$f_{CLK} = 2.5 MHz, Q = 10$	B Suffix		±3		%
		100:1, Figure 15 (Mode	100:1, Figure 15 (Mode 1) C Suffix		±6		%

SYMBOL	PARAMETER	CON	DITIONS	MIN	ТҮР	MAX	UNITS
FILTER, V_A	$V_{\rm H} = V_{\rm D} + = 2.25 V, V_{\rm A} = V_{\rm D} = -2.25 V, V_{\rm IN}$	$= 0.707 \text{ x V}_{PK} (0.5)$	x V _{RMS}) (Continued)				- I
	Noise (Note 3)	Bandpass	100kHz, 50:1		105		μV _{RMS}
	Figure 15 (Mode 1),		50kHz, 100:1		123		μV _{RMS}
	$Q = 1, R1 = R2 = R3 = 2k\Omega$	Lowpass	100kHz, 50:1		122		μV _{RMS}
			50kHz, 100:1		152		μV _{RMS}
		Notch	100kHz, 50:1		117		μV _{RMS}
			50kHz, 100:1		138		μV _{RMS}
	Noise (Note 3)	Bandpass,	100kHz, 50:1		265		μV _{RMS}
	Figure 15 (Mode 1), Q = 10,	$R1 = 20k\Omega$	50kHz, 100:1		335		μV _{RMS}
	$R3 = 20k\Omega$, $R2 = 2k\Omega$	Lowpass,	100kHz, 50:1		270		μV _{RMS}
		$R1 = 2k\Omega$	50kHz, 100:1		245		μV _{RMS}
		Notch,	100kHz, 50:1		65		μV _{RMS}
		$R1 = 2k\Omega$	50kHz, 100:1		73		μV _{RMS}
OPERATIC	DNAL AMPLIFIERS	•	I				-
V _{OS1}	DC Offset Voltage				2	15	mV
A _{VOL}	DC Open Loop Gain	$R_L = 1k\Omega$			95		dB
	Gain Bandwidth Product				2.4		MHz
	Slew Rate				2.0		V/µs
	Output Voltage Swing (Clipping Level)	$R_L = 2k\Omega$, $ V $ from the second s	om V_{A+} or V_{A-}		0.5	1.2	V
	Output Short Circuit Current	Source			50		mA
		Sink			25		mA
CLOCK		L					
	V _{CLK} Input Low Voltage					0.6	V
	V _{CLK} Input High Voltage			3.0			V
	CLK _A , CLK _B Pulse Width	$ V_{D+} - V_{D-} \ge 4$	4.5V	100			ns
	CLK_A , CLK_B Pulse Width	$ V_{D+} - V_{D-} \ge 1$.90V	66			ns
SUPPLY					+	+	+
$(I_{A+})+(I_{D+})$	Supply Current, $(V_{A+}) + (V_{D+})$	$f_{CLK} = 5MHz$			13	22	mA
$(I_{A_{-}})+(I_{D_{-}})$	Supply Current, $(V_{A-}) + (V_{D-})$	$f_{CLK} = 5MHz$			12	21	mA
I _{LSh}	Supply Current, LSh	$f_{CLK} = 5MHz$			0.5	1	mA


ELECTRICAL CHARACTERISTICS (Continued)


Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.


Note 2: The center frequency is defined as the peak of the bandpass output.


Note 3: The noise is meassured with an HP8903A audio analyzer with a bandwidth of 700kHz, which is 7.5 times the f_0 at 50:1 and 15 times the f_0 at 100:1.


TYPICAL PERFORMANCE CURVES
















Figure 1C. f_{CLK}/f_0 vs. f_{CLK} (50:1, $V_S = \pm 2.5V$)

TYPICAL PERFORMANCE CURVES (Continued)









Figure 2A. f_{CLK}/f_0 Deviation vs. Temperature (50:1, $V_S = \pm 5V$)






Figure 2B. f_{CLK}/f_0 Deviation vs. Temperature (100:1, $V_S = \pm 5V$)








Figure 2D. f_{CLK}/f_0 Deviation vs. Temperature (100:1, V_S = ±2.5V)




TYPICAL PERFORMANCE CURVES (Continued)














Figure 2G. Q Error vs. f_{CLK} (50:1, $V_S = \pm 2.5V$)

7

TYPICAL PERFORMANCE CURVES (Continued)









Figure 3A. Q Deviation vs. Temperature $(50:1, V_S = \pm 5V)$







Figure 3B. Q Deviation vs. Temperature $(100:1, V_S = \pm 5V)$



 $(100:1, V_{\rm S} = \pm 2.5 V)$

TYPICAL PERFORMANCE CURVES (Continued)




Figure 4A. f_{CLK}/f_0 Deviation vs. Q (V_S = ±5V)




Figure 5A. Q Deviation vs. Q (50:1, $V_S = \pm 5V$)




Figure 6A. Distortion vs. f_{IN} (50:1, $V_S = \pm 5V$)




Figure 4A. f_{CLK}/f_{NOTCH} Deviation vs. Q (V_S = ±5V)




Figure 5B. Q Deviation vs. Q (100:1, $V_S = \pm 5V$)




Figure 6B. Distortion vs. f_{IN} (100:1, $V_S = \pm 5V$)

TYPICAL PERFORMANCE CURVES (Continued)




Figure 7A. Noise Spectrum Density (Q = 1)




Figure 8. f_{CLK}/f_{NOTCH} vs. f_{CLK}




Figure 10. Supply Current vs. Supply Voltage




Figure 7B. Noise Spectrum Density (Q = 10)




Figure 9. Notch Depth vs. f_{CLK}




Figure 11. Supply Current vs. Temperature

FUNCTIONAL DESCRIPTION

POWER SUPPLIES

The analog (V_{A+}) and digital (V_{D+}) supply pins, in most cases, are tied together and bypassed to AGND with 100nF and 10nF disk ceramic capacitors. The supply pins can be bypassed separately if a high level of digital noise exists. These pins are internally connected by the IC substrate and should be biased from the same DC source. The ML2111 operates from either a single supply from 4V to 12V, or with dual supplies at \pm 2V to \pm 6V.

CLOCK INPUT PINS AND LEVEL SHIFT

With dual supplies equal to or higher than $\pm 4.0V$, the LSh pin can be connected to the same potential as either the AGND or the V_A- pin. With single supply operation the negative supply pins and LSh pin should be tied to the system ground. The AGND pin should be biased half way between V_{A+} and V_{A-}. Under these conditions the clock levels are TTL or CMOS compatible. Both input clock pins share the same level shift pin.

50/100/HOLD

Tying the 50/100/HOLD pin to the V_{A+} and V_{D+} pins makes the filter operate in the 50:1 mode. Tying the pin half way between V_{A+} and V_{A-} makes the filter operate in the 100:1 mode. The input range for 50/100/HOLD is either 2.5V \pm 0.5V with a total power supply range of 5V, or 5V \pm 0.5V with a total power supply range of 10V. When 50/100/HOLD is tied to the negative power supply input, the filter operation is stopped and the bandpass and lowpass outputs act as a sample/hold circuit which holds the last sample.

$S1_A \& S1_B$

These voltage signal input pins should be driven by a source impedance of less than $5k\Omega$. The S_{1A} and S_{1B} pins can be used to feedforward the input signal for allpass filter configurations (see modes 4 & 5) or to alter the clock-to-center-frequency ratio (f_{CLK}/f_0) of the filter (see modes 1b, 1c, 2a, & 2b). When these pins are not used they should be tied to the AGND pin.

$S_{A/B}$

When $S_{A/B}$ is high, the S2 negative input of the voltage summing device is tied to the lowpass output. When the $S_{A/B}$ pin is connected to the negative supply, the S2 input switches to ground.

AGND

AGND is connected to the system ground for dual supply operation. When operating with a single positive supply the analog ground pin should be biased half way between V_{A+} and V_{A-} , and bypassed with a 100nF capacitor. The positive inputs of the internal op amps and the reference point of the internal switches are connected to the AGND pin.

f_{CLK}/f₀ RATIO

The ML2111 is a sampled data filter and approximates continuous time filters. The filter deviates from its ideal continuous filter model when the (f_{CLK}/f_0) ratio decreases and when the Qs are low.

$f_0 \times Q \text{ PRODUCT RATIO}$

The $f_0 \times Q$ product of the ML2111 depends on the clock frequency and the mode of operation. The $f_0 \times Q$ product is mainly limited by the desired f_0 and Q accuracy for clock frequencies below 1MHz in mode 1 and its derivatives. If the clock to center frequency ratio is lowered below 50:1, the $f_0 \times Q$ product can be further increased for the same clock frequency and for the same Q value.

Mode 3, (Figure 23) and the modes of operation where R4 is finite, are "slower" than the basic mode 1. The resistor R4 places the input op amp inside the resonant loop. The finite GBW of this op amp creates an additional phase shift and enhances the Q value at high clock frequencies.

OUTPUT NOISE

The wideband RMS noise on the outputs of the ML2111 is nearly independent of the clock frequency, provided that the clock itself does not become part of the noise. Noise at the BP and LP outputs increases for high values of Q.

FILTER FUNCTION DEFINITIONS

Each filter of the ML2111, along with external resistors and a clock, approximates second order filter functions. These are tabulated below in the frequency domain.

1. **Bandpass function:** available at the bandpass output pins (BP_A, BP_B), Figure 12.

$$G(s) = H_{OBP} \times \frac{\frac{s \times \omega_0}{Q}}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(1)

where:

 $H_{OBP} = Gain at \omega = \omega_0$

 $f_0 = \omega_0/2\pi$. The center frequency of the complex pole pair is f_0 . It is measured as the peak frequency of the bandpass output.

Q = the Quality factor of the complex pole pair. It is the ratio of f_0 to the -3dB bandwidth of the 2nd order bandpass function. The Q is always measured at the filter BP output.

FILTER FUNCTION DEFINITIONS (Continued)

2. **Lowpass function:** available at the LP output pins, Figure 13.

$$G(s) = H_{OLP} \times \frac{\omega_0^2}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(2)


where:

 $H_{OLP} = DC$ gain of the LP output

3. **Highpass function:** available only in mode 3 at N/AP/HP_A and N/AP/HP_B, Figure 14.

$$G(s) = H_{OHP} \times \frac{s^2}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(3)

 H_{OHP} = Gain of the HP output for f \rightarrow f_{CLK}/2.



f (LOG SCALE)






Figure 12.









FILTER FUNCTION DEFINITIONS

4. **Notch function:** available at N/AP/HP_A and N/AP/HP_B for several modes of operation.

$$G(s) = H_{ON2} \times \frac{\left(s^2 + \omega_n^2\right)}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(4)

 H_{ON2} = Gain of the notch output for f \rightarrow f_{CLK}/2.

 H_{ON1} = Gain of the HP output for f $\rightarrow 0$

 $f_n = \omega_n/2\pi.~$ The frequency of the notch occurrence is $f_n.~$

5. Allpass function: available at N/AP/HP_A and N/AP/ HP_B for modes 4 and 4a.

$$G(s) = H_{OAP} \times \frac{s^2 - \frac{s \times \omega_0}{Q} + \omega_0^2}{s^2 + \frac{s \times \omega_0}{Q} + \omega_0^2}$$
(5)

 H_{OAP} = Gain of the allpass output for 0 < f < f_{CLK}/2

For allpass functions, the center frequency and the Q of the numerator complex zero pair is the same as the denominator. Under these conditions the magnitude response is a straight line. In mode 5, the center frequency f_Z of the numerator complex zero pair is different than f_0 . For high numerator Q's, the magnitude response will have a notch at f_Z .

1/2 ML2111

OPERATION MODES

There are three basic modes of operation — Modes 1, 2, and 3, each of which has derivatives; and four secondary modes of operation — Modes 4, 5, 6, and 7, each of which also has derivatives.

In Figure 15, the input amplifier is outside the resonant loop. Because of this, mode 1 and its derivatives (modes 1a, 1b, 1c, and 1d) are faster than modes 2 and 3.

Mode 1 provides a clock tunable notch. It is a practical configuration for second order clock tunable bandpass/ notch filters. In mode 1, a band pass output with a very high Q, together with unity gain can be obtained with the dynamics of the remaining notch and lowpass outputs.

Mode 1a (Figure 16) represents the simplest hookup of the ML2111. It is useful when voltage gain at the bandpass output is required. However, the bandpass voltage gain is equal to the value of Q, and second order, clock tunable, BP resonator can be achieved with only 2 resistors. The filter center frequency directly depends on the external clock frequency. Mode 1a is not practical for high order filters as it requires several clock frequencies to tune the overall filter response.

Modes 1b and 1c, Figures 17 and 18, are similar. They both produce a notch with a frequency which is always equal to the filter center frequency. The notch and the center frequency can be adjusted with an external resistor ratio.

1/2 ML2111




Figure 15. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 16. Mode 1a: 2nd Order Filter Providing Bandpass, Lowpass

MODE	BP _A , BP _B	N/AP/HP _A , N/AP/HP _B	f _C	fz
6a	LP	HP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	
6b	LP	LP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	
7	LP	AP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$

Table 1. First Order Functions.

MODE	LP _A , LP _B	BP _A , BP _B	N/AP/HP _{A&B}	f ₀	f _N
1	LP	BP	Notch	<u>f_{CLK}</u> 100(50)	f ₀
1a	LP	BP	BP	<u>f_{CLK}</u> 100(50)	
1b	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
1c	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$	$\frac{\mathrm{f}_{\mathrm{CLK}}}{100(50)} \times \sqrt{\frac{\mathrm{R6}}{\mathrm{R5} + \mathrm{R6}}}$
1d	LP	BP		<u>f_{CLK}</u> 100(50)	
2	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)}$
2a	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
2b	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{\mathrm{f}_{\mathrm{CLK}}}{100(50)} \times \sqrt{\frac{\mathrm{R6}}{\mathrm{R5} + \mathrm{R6}}}$
3	LP	BP	HP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	
3a	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R_h}{R_l}}$
4	LP	BP	AP	<u>f_{CLK}</u> 100(50)	
4a	LP	BP	AP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	
5	LP	BP	CZ	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 - \frac{R2}{R4}}$

Table 2. Second Order Functions




Figure 17. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 18. Mode 1c: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 19. Mode 1d: 2nd Order Filter Providing Bandpass and Lowpass for Qs Greater Than or Equal To 1.





Figure 20. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass








Figure 22. Mode 2b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

OPERATION MODES (Continued)

The clock to center frequency ratio range is:


$$\frac{500}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{1} \text{ or } \frac{50}{1} \pmod{1c}$$
(6)

$$\frac{100}{1} \text{ or } \frac{50}{1} \ge \frac{f_{\text{CLK}}}{f_0} \ge \frac{100}{\sqrt{2}} \text{ or } \frac{50}{\sqrt{2}} \text{ (mode 1b)}$$
(7)

The input impedance of the S1 pin is clock dependent, and in general R5 should not be larger than $5k\Omega$ for $f_{CLK} < 2.5MHz$ and $2k\Omega$ for $f_{CLK} > 2.5MHz$. Mode 1c can be used to increase the clock-to-center-frequency ratio beyond 100:1. The limit for the (f_{CLK}/f_0) ratio is 500:1 for this mode. The filter will exhibit large output offsets with larger ratios. Mode 1d (Figure 19) is the fastest mode of operation: center frequencies beyond 20kHz can easily be achieved at a 50:1 ratio.

Modes 2, 2a, and 2b (Figures 20, 21, and 22) have notch outputs whose frequency, f_n , can be tuned independently from the center frequency, f_0 . However, for all cases $f_n < f_0$. These modes are useful when cascading second order functions to create an overall elliptic highpass, bandpass or notch response. The input amplifier and its feedback resistors R2 and R4 are now part of the resonant loop. Because of this, mode 2 and its derivatives are slower than mode 1 and its derivatives.

In Mode 3 (Figure 23) a single resistor ratio, R2/R4, can tune the center frequency below or above the $f_{CLK}/100$ (or $f_{CLK}/50$) ratio. Mode 3 is a state variable configuration since it provides a highpass, bandpass, lowpass output through progressive integration. Notches are acquired by summing the highpass and lowpass outputs (mode 3a, Figure 24). The notch frequency can be tuned below or



$$f_{0} = \frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}; Q = \frac{R3}{R2} \times \sqrt{\frac{R2}{R4}};$$
$$H_{OHP} = -\frac{R2}{R1}; H_{OLP} = -\frac{R4}{R1}; H_{OBP} = -\frac{R3}{R1}$$

Figure 23. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass — 1/2 ML2111




Figure 24. Mode 3a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch — 1/2 ML2111

OPERATION MODES (Continued)

above the center frequency through the resistor ratio R_h/R_l . Because of this, modes 3 and 3a are the most versatile and useful modes for cascading second order sections to obtain high order elliptic filters. For very selective bandpass/bandreject filters the mode 3a approach , as in Figure 24, yields better dynamic range since the external op amp helps to optimize the dynamics of the output nodes of the ML2111.

Modes 4 and 5 are useful for constructing allpass response filters. Mode 4, Figure 25, gives an allpass response, but due to the sampled nature of the filter, a slight 0.5 dB peaking can occur around the center

frequency. Mode 4a (Figure 26) gives a non-inverting output, but requires an external op amp. Mode 5 is recommended if this response is unacceptable. Mode 5 (Figure 27) gives a flatter response than mode 4 if $R1 = R2 = 0.02 \times R4$.

Modes 6 and 7 are used to construct 1st order filters. Mode 6a (Figure 28) gives a lowpass and a highpass single pole response. Mode 6b (Figure 29) gives an inverting and non-inverting lowpass single pole filter response. Mode 7 (Figure 30) gives an allpass and lowpass single pole response.




Figure 25. Mode 4: 2nd Order Filter Providing Allpass, Bandpass, Lowpass — 1/2 ML2111




Figure 26. Mode 4a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Allpass — 1/2 ML2111







Figure 27. Mode 5: 2nd Order Filter Providing Numerator Complex Zeroes, Bandpass, Lowpass — 1/2 ML2111




$$f_{C} = \frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}; H_{OLP} = -\frac{R3}{R1}; H_{OHP} = -\frac{R2}{R1}$$












Figure 30. Mode 7: 1st Order Filter Providing Allpass, Lowpass — ½ ML2111




Figure 31. 4th Order, 100kHz Lowpass Butterworth Filter Obtained by Cascading Two Sections in Mode 1a.




Figure 32. Cascasding 2 Sections Connected in Mode 1, each with Q = 10, to obtain a Bandpass Filter with Q = 15.5, and $f_0 = 150$ kHz ($f_{CLK} = 7.5$ MHz).




Figure 33. Cascading Two Sections in Mode 1d, Each with Q =1, (Independent of Resistor Ratios) to Create a Sharper 4th Order Lowpass Filter.




Figure 34. Notch Filter with Q = 50 and $f_0 = 130$ kHz. This Circuit Uses Side A in Mode 1d and the Side B Op Amp to Create a Notch Whose Depth is Controlled by R31. The Notch is Created by Subtracting the Bandpass from V_{IN} . The Bandpass of Side A is Subtracted Using the Op Amp of Side B.

OPERATION MODES (Continued)

Mode 1a is a good choice when Butterworth filters are desired since they have poles in a circle with the same f_0 . Figure 31 shows an example of a 4th order, 100kHz lowpass Butterworth filter clocked at 5MHz.

A monotonic passband response with a smooth transition band results, showing the circuit's low sensitivity, even though 1% resistors are used which results in an approximate value of Q.

Figure 32 gives an example of a 4th order bandpass filter implemented by cascading 2 sections, each with a Q of 10. This figure shows the amplitude response when $f_{CLK} = 7.5$ MHz, resulting in a center frequency of 150kHz and a Q of 15.5.

Figure 33 uses mode 1d of a 4th order flter where each section has a Q of 1, independent of resistor ratios. In this mode, the input amplifier is outside the damping (Q) loop. Therefore, its finite bandwidth does not degrade the response at high frequency. This allows the amplifier to be used as an anti-aliasing and continuous smoothing fliter by placing a capacitor across R2.

OFFSETS

Switched capacitor integrators generally exhibit higher input offsets than discrete RC integrators.

These offsets are mainly the charge injection of the CMOS switchers into the integrating capacitors. The internal op amp offsets also add to the overall offset budget. Figure 35 shows half of the ML2111 filter with its equivalent input offsets V_{OS1} , V_{OS2} , & V_{OS3} .

The DC offset at the filter bandpass output is always equal to V_{OS3} . The DC offsets at the remaining two outputs (Notch and LP) depend on the mode of operation and external resistor ratios. Table 3 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

- 1. The Qs decrease
- 2. The ratio (f_{CLK}/f_o) increases beyond 100:1. This is done by decreasing either the (R2/R4) or the R6/(R5 + R6) resistor ratios.





Figure 35. Equivalent Input Offsets of ½ of an ML2111 Filter.

ML2111


MODE	V _{OSN} N/AP/HP _A , N/AP/HP _B	V _{OSBP} BP _A , BP _B	V _{OSLP} LP _A , LP _B
1, 4	$V_{OS1} [(1/Q) + 1 + H_{OLP}] - V_{OS3}/Q$	V _{OS3}	V _{OSN} – V _{OS2}
1a	$V_{OS1} [1 + (1/Q)] - V_{OS3}/Q$	V _{OS3}	V _{OSN} – V _{OS2}
1b	$V_{OS1} [(1/Q)] + 1 + R2/R1] - V_{OS3}/Q$	V _{OS3}	~(V _{OSN} – V _{OS2}) (1 + R5/R6)
1c	$V_{OS1} [(1/Q)] + 1 + R2/R1] - V_{OS3}/Q$	V _{OS3}	$\sim (V_{OSN} - V_{OS2}) \frac{R5 + R6}{R5 + 2R6}$
1d	V _{OS1} [1 + R2/R1]	V _{OS3}	V _{OSN} – V _{OS2} – V _{OS3} /Q
2, 5	$[V_{OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times [R4/(R2 + R4)] + V_{OS2}[R2/(R2 + R4)]$	V _{OS3}	V _{OSN} – V _{OS2}
2a	$\begin{bmatrix} V_{OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3) \end{bmatrix} \times \\ \begin{bmatrix} R4(1+k) \\ R2 + R4(1+k) \end{bmatrix} + V_{OS2} \begin{bmatrix} R2 \\ R2 + R4(1+k) \end{bmatrix}; k = \frac{R6}{R5 + R6}$	V _{OS3}	$\sim (V_{OSN} - V_{OS2}) \frac{R5 + R6}{R5 + 2R6}$
2b	$\begin{bmatrix} V_{OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3) \end{bmatrix} \times \begin{bmatrix} R4(k) \\ R2 + R4(k) \end{bmatrix} + V_{OS2} \begin{bmatrix} R2 \\ R2 + R4(k) \end{bmatrix}; k = \frac{R6}{R5 + R6}$	V _{OS3}	$\sim \left(V_{\rm OSN} - V_{\rm OS2}\right) \left(1 + \frac{\rm R5}{\rm R6}\right)$
3, 4a	V _{OS2}	V _{OS3}	$V_{OS1}\left[1+\frac{R4}{R1}+\frac{R4}{R2}+\frac{R4}{R3}\right]-V_{OS2}\left(\frac{R4}{R2}\right)-V_{OS3}\left(\frac{R4}{R3}\right)$

Table 3.

PHYSICAL DIMENSIONS inches (millimeters)



Package: S20 20-Pin SOIC



ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML2111CCP (EOL)	0°C to 70°C	20-Pin PDIP (P20)
ML2111CCS	0°C to 70°C	20-Pin SOIC (S20)
ML2111CIP (OBS)	-40°C to 85°C	20-Pin PDIP (P20)

Micro Linear Corporation 2092 Concourse Drive San Jose, CA 95131 Tel: (408) 433-5200 Fax: (408) 432-0295

© Micro Linear 1999. Wicro Linear is a registered trademark of Micro Linear Corporation. All other trademarks are the property of their respective owners.

Products described herein may be covered by one or more of the following U.S. patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661,427; 5,663,874; 5,672,959; 5,689,167; 5,714,897; 5,717,798; 5,742,151; 5,747,977; 5,754,012; 5,757,174; 5,767,653; 5,777,514; 5,793,168; 5,798,635; 5,804,950; 5,808,455; 5,811,999; 5,818,207; 5,818,669; 5,825,165; 5,825,223; 5,838,723; 5.844,378; 5,844,941. Japan: 2,598,946; 2,619,299; 2,704,176; 2,821,714. Other patents are pending.

Micro Linear makes no representations or warranties with respect to the accuracy, utility, or completeness of the contents of this publication and reserves the right to makes changes to specifications and product descriptions at any time without notice. No license, express or implied, by estoppel or otherwise, to any patents or other intellectual property rights is granted by this document. The circuits contained in this document are offered as possible applications only. Particular uses or applications may invalidate some of the specifications and/or product descriptions contained herein. The customer is urged to perform its own engineering review before deciding on a particular application. Micro Linear assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Micro Linear products including liability or warranties relating to merchantability, fitness for a particular purpose, or infringement of any intellectual property right. Micro Linear products are not designed for use in medical life saving or life sustaining applications.