MM58342 High Voltage Display Driver

February 1995

$\mathcal{N}$ National Semiconductor

MM58342
High Voltage Display Driver

General Description

The MM58342 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 28-pin molded dual-in-line packages or as dice. The MM58342 is particularly suited for driving high voltage (35V max) vacuum fluorescent (VF) displays (e.g., a 20-digit alphanumeric or dot matrix display).

Applications

- COPS™ or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- Word processor text displays
- Automotive dashboards

Features

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

Block Diagram

00792501

FIGURE 1.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage at Any Input Pin	V_{DD} + 0.3V to V_{SS} −0.3V
Voltage at Any Display Pin	V_{DD} to V_{DD} −36.5V
V_{DD} + $|V_{DIS}|$	36.5V
Storage Temperature	−65˚C to +150˚C
Power Dissipation at 25˚C	
Molded DIP Package, Board Mount	2.03W (Note 2)
Molded DIP Package, Socket Mount	1.83W (Note 3)
Junction Temperature	130˚C
Lead Temperature (Soldering, 10 sec.)	260˚C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{DD})			
V_{SS} = 0V	4.5	5.5	V
Display Voltage (V_{DIS})	−30	−10	V
Temperature Range	−40	+85	˚C

Electrical Characteristics T_A = −40˚C to +85˚C, V_{DD} = 5V ±0.5V, V_{SS} = 0V unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Power Supply Currents					
I_{DD}		V_{IN} = V_{SS} or V_{DD}, V_{SS} = 0V, V_{DIS} Disconnected			150	µA
I_{DIS}		V_{DD} = 5.5V, V_{SS} = 0V, V_{DIS} = −30V All Outputs Low			10	mA
	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK					
V_{IL}	Logic "0"				0.8	V
V_{IH}	Logic "1"	(Note 4)	2.4			V
	Data Output Logic Levels					
V_{OL}	Logic "0"	I_{OUT} = 400 µA			0.4	V
V_{OH}	Logic "1"	I_{OUT} = −10 µA	V_{DD} −0.5			V
V_{OH}	Logic "1"	I_{OUT} = −500 µA	2.8			V
I_{IN}	Input Currents DATA IN, CLOCK ENABLE, BLANK	V_{IN} = 0V or V_{DD}	−10		10	µA
C_{IN}	Input Capacitance DATA IN, CLOCK ENABLE, BLANK				15	pF
	Display Output Impedances Output Off (*Figure 3*)	V_{DD} = 5.5V, V_{SS} = 0V				
R_{OFF}		V_{DIS} = −10V	55		250	kΩ
		V_{DIS} = −20V	60		300	kΩ
		V_{DIS} = −30V	65		400	kΩ
R_{ON}	Output On (*Figure 4*)	V_{DIS} = −10V		700	800	Ω
		V_{DIS} = −20V		600	750	Ω
		V_{DIS} = −30V		500	680	Ω
V_{DOL}	Display Output Low Voltage	V_{DD} = 5.5V, I_{OUT} = Open Circuit, −30V ≤ V_{DIS} ≤ −10V	V_{DIS}		V_{DIS} + 2	V

AC Electrical Characteristics T_A = −40˚C to +85˚C, V_{DD} = 5V ±0.5V

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Clock Input	(Notes 6, 7)				
f_C	Frequency				800	kHz
t_H	High Time		300			ns
t_L	Low Time		300			ns
	Data Input					
t_{DS}	Set-Up Time		100			ns
t_{DH}	Hold Time		100			ns

AC Electrical Characteristics $T_A = -40°C$ to $+85°C$, $V_{DD} = 5V \pm 0.5V$ (Continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{ES}	Enable Input Set-Up Time	(Note 5)	100			ns
t_{EH}	Hold Time		100			ns
t_{CDO}	Data Output Clock Low to Data Out Time	$C_L = 50$ pF			500	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Molded DIP Package, Board Mount, $\theta_{JA} = 52°C/W$, derate 19.2 mW/°C above 25°C.

Note 3: Molded DIP Package, Socket Mount, $\theta_{JA} = 58°C/W$, derate 17.2 mW/°C above 25°C.

Note 4: 74LSTTL $V_{OH} = 2.7V$ @ $I_{OUT} = -400$ µA, TTL $V_{OH} = 2.4V$ @ $I_{OUT} = -400$ µA.

Note 5: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

Note 6: AC input waveform specification for test purposes: t_r, $t_f \leq 20$ ns, f = 800 kHz, 50% ±10% duty cycle.

Note 7: Clock input rise and fall times must not exceed 5 µs.

Connection Diagrams

Dual-In-Line Package

Top View
Order Number MM58342N
See NS Package Number N28B

00792502

FIGURE 2.

Plastic Chip Carrier

Top View
Order Number MM58342V
See NS Package Number V28B

00792508

Functional Description

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58342 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic "1" will turn off all sections of the display. A block diagram of the MM58342 is shown in *Figure 1*.

Figure 2 shows the pinout of the MM58342 device, where output 1 (pin 12) is equivalent to bit 1 (i.e., the first bit of data to be loaded into the shift register following ENABLE high). A logic "1" at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58342, because external

Functional Description (Continued)

pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3, 4* show that this output impedance will remain constant for a fixed value of display voltage.

Figure 5 demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58342.

To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 20 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.

In *Figure 6*, the ENABLE signal acts as an envelope, and only while this signal is at a logic "1" does the circuit accept

CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., "0"–"1" transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58342 being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

Figure 7 shows a schematic diagram of a microprocessor-based system where the MM58342 is used to provide the grid drive for a 40-digit 2 line 5 x 7 multiplexed vacuum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58348, which does not require an extremely generated load signal.


00792503

FIGURE 3. Output Impedance Off

00792504

FIGURE 4. Output Impedance On

Timing Diagrams

00792505

FIGURE 5. Clock and Data Timings

Timing Diagrams (Continued)

00792506

FIGURE 6. Timings (Data Format)

Typical Application

00792507

**FIGURE 7. Microprocessor-Controlled Word Processor**

www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted

0.062
(1.575) RAD

0.510 ± 0.005
(12.95 ± 0.127)

PIN NO. 1 IDENT

1.393 − 1.420
(35.38 − 36.07)

0.030
(0.762) MAX

0.600 − 0.620
(15.24 − 15.75)

95° ± 5°

0.009 − 0.015
(0.229 − 0.381)

0.580
(14.73) MIN

0.625 +0.025 −0.015

(15.88 +0.635 −0.381)

0.145 − 0.210
(3.683 − 5.334)

0.050
(1.270) TYP

0.125 − 0.165
(3.175 − 4.191)

0.020
(0.508) MIN

86° 94° TYP

0.050 ± 0.015
(1.270 ± 0.381)

0.100 ± 0.010
(2.540 ± 0.254)

0.018 ± 0.003
(0.457 ± 0.076)

0.125 − 0.145
(3.175 − 3.683)

N28B (REV E)

Molded Dual-In-Line Package (N)
Order Number MM58342N
NS Package Number N28B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.450 $^{+0.006}_{-0.000}$
[11.43] $^{+0.15}_{-0.00}$

PIN #1 IDENT

4 1 26

5 25

11 19

12 18

0.050 TYP
[1.27]

0.300 TYP
[7.62]

45° X $\frac{0.045}{[1.14]}$

0.490±0.005 TYP
[12.45±0.13]

45° X $\frac{0.045}{[1.14]}$

0.029±0.003 TYP
[0.74±0.08]

0.017±0.004 TYP
[0.43±0.10]

0.410±0.020 TYP
[10.41±0.51]

SEATING PLANE

0.020 MIN TYP
[0.51]

0.105±0.015 TYP
[2.67±0.38]

0.165−0.180 TYP
[4.19−4.57]

⌓ 0.004 [0.10]

V28A (REV K)

Plastic Chip Carrier (V)
Order Number MM58342V
NS Package Number V28A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.