FAIRCHILD

SEMICONDUCTOR™

October 1987
Revised January 1999

MM74C74
Dual D-Type Flip-Flop

General Description

The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop has independent data, preset, clear and clock inputs and Q and $\overline{Q}$ outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

Features

- Supply voltage range: 3V to 15V
- Tenth power TTL compatible: Drive 2 LPT^{2}L loads

- High noise immunity: 0.45 V_{CC} (typ.)
- Low power: 50 nW (typ.)
- Medium speed operation: 10 MHz (typ.) with 10V supply

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers

Ordering Code:

Order Number	Package Number	Package Description
MM74C74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74C74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP and SOIC

Note: A logic "0" on clear sets Q to logic "0".
A logic "0" on preset sets Q to logic "1".

Top View

Truth Table

Preset	Clear	Q_n	$\overline{Q}_n$
0	0	0	0
0	1	1	0
1	0	0	1
1	1	Q_n (Note 1)	$\overline{Q}_n$ (Note 1)

Note 1: No change in output from previous state.

MM74C74

Logic Diagram

Absolute Maximum Ratings(Note 2)

Voltage at Any Pin (Note 2)	$-0.3V$ to V_{CC} $+0.3V$
Operating Temperature Range	$-40°C$ to $+85°C$
Storage Temperature Range	$-65°C$ to $+150°C$
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature	
(Soldering, 10 seconds)	260°C
Operating V_{CC} Range	3V to 15V
V_{CC} (Max)	18V

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS TO CMOS						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
		$V_{CC} = 10V$	80			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
		$V_{CC} = 10V$			2.0	V
$V_{OUT(1)}$	Logical "1" Output Voltage	$V_{CC} = 5V$	4.5			V
		$V_{CC} = 10V$	9.0			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 5V$			0.5	V
		$V_{CC} = 10V$			1.0	V
$I_{IN(1)}$	Logical "1" Input Current	$V_{CC} = 15V$			1.0	µA
$I_{IN(0)}$	Logical "0" Input Current	$V_{CC} = 15V$	−1.0			µA
I_{CC}	Supply Current	$V_{CC} = 15V$		0.05	60	µA
CMOS/LPTTL INTERFACE						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V_{CC}−1.5			
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
$V_{OUT(1)}$	Logical "1" Output Voltage	$V_{CC} = 4.75V$, $I_D = -360$ µA	2.4			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_D = 360$ µA			0.4	V
OUTPUT DRIVE (See Family Characteristics Data Sheet)						
I_{SOURCE}	Output Source Current	$V_{CC} = 5V$, $V_{IN(0)} = 0V$	−1.75			mA
		$T_A = 25°C$, $V_{OUT} = 0V$				
I_{SOURCE}	Output Source Current	$V_{CC} = 10V$, $V_{IN(0)} = 0V$	−8.0			mA
		$T_A = 25°C$, $V_{OUT} = 0V$				
I_{SINK}	Output Sink Current	$V_{CC} = 5V$, $V_{IN(1)} = 5V$	1.75			mA
		$T_A = 25°C$, $V_{OUT} = V_{CC}$				
I_{SINK}	Output Sink Current	$V_{CC} = 10V$, $V_{IN(1)} = 10V$	8.0			mA
		$T_A = 25°C$, $V_{OUT} = V_{CC}$				

AC Electrical Characteristics (Note 3)

$T_A = 25°C$, $C_L = 50$ pF, unless otherwise noted

| Symbol	Parameter	Conditions	Min	Typ	Max	Units
C_{IN}	Input Capacitance	Any Input (Note 4)		5.0		pF
t_{pd}	Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{pd1} from Clock to Q or $\overline{Q}$	$V_{CC} = 5V$		180	300	ns
		$V_{CC} = 10V$		70	110	ns
t_{pd}	Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5V$		180	300	ns
		$V_{CC} = 10V$		70	110	ns
t_{pd}	Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5V$		250	400	ns
		$V_{CC} = 10V$		100	150	ns
t_{S0}, t_{S1}	Time Prior to Clock Pulse that Data Must be Present t_{SETUP}	$V_{CC} = 5V$	100	50		ns
		$V_{CC} = 10V$	40	20		ns
t_{H0}, t_{H1}	Time after Clock Pulse that Data Must be Held	$V_{CC} = 5V$		−20	0	ns
		$V_{CC} = 10V$		−8.0	0	ns
t_{PW1}	Minimum Clock Pulse Width ($t_{WL} = t_{WH}$)	$V_{CC} = 5V$		100	250	ns
		$V_{CC} = 10V$		40	100	ns
t_{PW2}	Minimum Preset and Clear Pulse Width	$V_{CC} = 5V$		100	160	ns
		$V_{CC} = 10V$		40	70	ns
t_r, t_f	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$	15.0			µs
		$V_{CC} = 10V$	5.0			µs
f_{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$	2.0	3.5		MHz
		$V_{CC} = 10V$	5.0	8.0		MHz
C_{PD}	Power Dissipation Capacitance	(Note 5)		40		pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

**Note 4:** Capacitance is guaranteed by periodic testing.

Note 5: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note—AN-90.

# Typical Applications

Ripple Counter (Divide by 2^n)


74C Compatibility

Shift Register

Guaranteed Noise Margin as a Function of V_{CC}

Switching Time Waveform

CMOS to CMOS

$t_r = t_f = 20$ ns

AC Test Circuit

**Physical Dimensions** inches (millimeters) unless otherwise noted

$\frac{0.335 - 0.344}{(8.509 - 8.738)}$

14 13 12 11 10 9 8

$\frac{0.228 - 0.244}{(5.791 - 6.198)}$

LEAD NO. 1
IDENT

30°
TYP

1 2 3 4 5 6 7

$\frac{0.010}{(0.254)}$ MAX

$\frac{0.150 - 0.157}{(3.810 - 3.988)}$

$\frac{0.010 - 0.020}{(0.254 - 0.508)}$ × 45°

8° MAX TYP
ALL LEADS

$\frac{0.008 - 0.010}{(0.203 - 0.254)}$
TYP ALL LEADS

$\frac{0.004}{(0.102)}$
ALL LEAD TIPS

$\frac{0.016 - 0.050}{(0.406 - 1.270)}$
TYP ALL LEADS

$\frac{0.053 - 0.069}{(1.346 - 1.753)}$

$\frac{0.004 - 0.010}{(0.102 - 0.254)}$

SEATING
PLANE

$\frac{0.014}{(0.356)}$

$\frac{0.050}{(1.270)}$
TYP

$\frac{0.008}{(0.203)}$ TYP

$\frac{0.014 - 0.020}{(0.356 - 0.508)}$ TYP

M14A (REV H)

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.740 − 0.770
(18.80 − 19.56)

0.090
(2.286)

14 13 12 11 10 9 8

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1
IDENT

1 2 3 4 5 6 7

0.092
(2.337) DIA   0.030 MAX
(0.762) DEPTH

OPTION 1

INDEX
AREA

14 13 12

PIN NO. 1
IDENT

1 2 3

OPTION 02

0.135 ± 0.005
(3.429 ± 0.127)

0.145 − 0.200
(3.683 − 5.080)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.020
(0.508)
MIN

0.125 − 0.150
(3.175 − 3.810)

90° ± 4° TYP

0.014 − 0.023
(0.356 − 0.584) TYP

0.075 ± 0.015
(1.905 ± 0.381)

0.100 ± 0.010
(2.540 ± 0.254) TYP

0.050 ± 0.010
(1.270 − 0.254) TYP

0.300 − 0.320
(7.620 − 8.128)

0.065
(1.651)

95° ± 5°

0.008 − 0.016
(0.203 − 0.406) TYP

0.280
(7.112)
MIN

0.325 +0.040
−0.015

(8.255 +1.016
−0.381)

N14A (REV F)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A