

February 1988

MM54C74/MM74C74 Dual D Flip-Flop

General Description

The MM54C74/MM74C74 dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop has independent data, preset, clear and clock inputs and Q and \bar{Q} outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

Features


- Supply voltage range 3V to 15V
- Tenth power TTL compatible Drive 2 LPT2L loads
- High noise immunity 0.45 V_{CC} (typ.)

- Low power 50 nW (typ.)
- Medium speed operation 10 MHz (typ.)
- with 10V supply

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers

Logic Diagram



Truth Table


Preset	Clear	Q_n	\bar{Q}_n
0	0	0	0
0	1	1	0
1	0	0	1
1	1	* Q_n	* \bar{Q}_n

*No change in output from previous state.

Order Number MM54C74 or MM74C74

Connection Diagram

Dual-In-Line Package



Top View

Note: A logic "0" on clear sets Q to logic "0".
A logic "0" on preset sets Q to logic "1".

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin (Note 1)	-0.3V to V _{CC} + 0.3V	Storage Temperature Range	-65°C to +150°C
Operating Temperature Range MM54C74 MM74C74	-55°C to +125°C -40°C to +85°C	Power Dissipation Dual-In-Line Small Outline	700 mW 500 mW
		Lead Temperature (Soldering, 10 seconds)	260°C
		Operating V _{CC} Range	3V to 15V
		V _{CC} (Max)	18V

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS TO CMOS						
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	80			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V	4.5			V
		V _{CC} = 10V	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = 5V			0.5	V
		V _{CC} = 10V			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V			1.0	µA
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V	-1.0			µA
I _{CC}	Supply Current	V _{CC} = 15V		0.05	60	µA
CMOS/LPTTL INTERFACE						
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5			
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.75V 74C, V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	54C, V _{CC} = 4.5V, I _D = -360 µA 74C, V _{CC} = 4.75V, I _D = -360 µA	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	54C, V _{CC} = 4.5V, I _D = 360 µA 74C, V _{CC} = 4.75V, I _D = 360 µA			0.4	V
OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)						
I _{SOURCE}	Output Source Current	V _{CC} = 5V, V _{IN(0)} = 0V T _A = 25°C, V _{OUT} = 0V	-1.75			mA
I _{SOURCE}	Output Source Current	V _{CC} = 10V, V _{IN(0)} = 0V T _A = 25°C, V _{OUT} = 0V	-8.0			mA
I _{SINK}	Output Sink Current	V _{CC} = 5V, V _{IN(1)} = 5V T _A = 25°C, V _{OUT} = V _{CC}	1.75			mA
I _{SINK}	Output Sink Current	V _{CC} = 10V, V _{IN(1)} = 10V T _A = 25°C, V _{OUT} = V _{CC}	8.0			mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics* $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
C_{IN}	Input Capacitance	Any Input (Note 2)		5.0		pF
t_{pd}	Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{pd1} from Clock to Q or \bar{Q}	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		180 70	300 110	ns ns
t_{pd}	Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		180 70	300 110	ns ns
t_{pd}	Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		250 100	400 150	ns ns
t_{S0}, t_{S1}	Time Prior to Clock Pulse that Data Must be Present t_{SETUP}	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$	100 40	50 20		ns ns
t_{H0}, t_{H1}	Time after Clock Pulse that Data Must be Held	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		-20 -8.0	0 0	ns ns
t_{PW1}	Minimum Clock Pulse Width ($t_{WL} = t_{WH}$)	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		100 40	250 100	ns ns
t_{PW2}	Minimum Preset and Clear Pulse Width	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		100 40	160 70	ns ns
t_r, t_f	Maximum Clock Rise and Fall Time	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$	15.0 5.0			μs μs
f_{MAX}	Maximum Clock Frequency	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$	2.0 5.0	3.5 8.0		MHz MHz
C_{PD}	Power Dissipation Capacitance	(Note 3)		40		pF


*AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note—AN-90.

Switching Time Waveform




AC Test Circuit



TL/F/5885-4


Typical Applications

Ripple Counter (Divide by 2^n)




TL/F/5885-5

Shift Register




TL/F/5885-6

74C Compatibility




TL/F/5885-7

Guaranteed Noise Margin
as a Function of V_{CC}




TL/F/5885-8

Physical Dimensions inches (millimeters)



**Ceramic Dual-In-Line Package (J)
Order Number MM54C74J or MM74C74J
NS Package Number J14A**

Physical Dimensions inches (millimeters) (Continued)



Ceramic Dual-In-Line Package (J)
Order Number MM54C74N or MM74C74N
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
---	---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.