Designer's™ Data Sheet

Medium Power Surface Mount Products Complementary TMOS Field Effect Transistors

MiniMOS™ devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low Rps(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.


- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MMDF2C02HD


Motorola Preferred Device

COMPLEMENTARY
DUAL TMOS POWER FET
2.0 AMPERES
20 VOLTS
RDS(on) = 0.090 OHM
(N-CHANNEL)
RDS(on) = 0.160 OHM
(P-CHANNEL)









N–Source N–Gate P–Source	1 2 3	8 7 6	N-Drain N-Drain P-Drain		
P-Gate	4	5	P-Drain		
Top View					

MAXIMUM RATINGS (T = 25°C unless otherwise noted)(1)

17 - 2	5°C unless otherwise noted)(1)			750-6-	
	Rating		Symbol	Value	Unit
Drain-to-Source Voltage		4TE LEF	V _{DSS}	20	Vdc
Gate-to-Source Voltage	- Wa	Parties and the same of the sa	VGS	± 20	Vdc
Drain-to-Gate Voltage (RGS	= 1.0 mΩ)		V _{DGR}	20	Vdc
Drain Current — Continuous — Pulsed	N-Channel P-Channel N-Channel P-Channel		I _{DM}	3.8 3.3 19 20	A
Operating and Storage Tempe	rature Range		TJ, T _{Stg}	- 55 to 150	°C
Total Power Dissipation @ TA:	= 25°C (2)		PD	2.0	Watts
$(V_{DD} = 20 \text{ V}, V_{GS} = 5.0 \text{ V}, V_{CS} = 5.0 \text{ V})$	Avalanche Energy — Starting T_J = 25°C Peak I_L = 9.0 A, L = 10 mH, R_G = 25 Ω) Peak I_L = 6.0 A, L = 18 mH, R_G = 25 Ω)	N-Channel P-Channel	EAS	405 324	mJ
Thermal Resistance — Juncti	on to Ambient (2)	7121-	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering, 0.0625" from case. Time in Solder Bath is 10 seconds.			TL	260	°C

DEVICE MARKING

D2C02

- (1) Negative signs for P-Channel device omitted for clarity.
- (2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2C02HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

FIDTMOS and MiniMOS are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

thermal Clad is a trademark of the Bergquist Company.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)(1)

Characteristic		Symbol	Polarity	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	-		-	-	•
Drain-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc)	,	V(BR)DSS	_	20	_	_	Vdc
Zero Gate Voltage Drain Current (VDS = 20 Vdc, VGS = 0 Vdc)		IDSS	(N) (P)	_	_	1.0 1.0	μAdc
Gate-Body Leakage Current (VG	$S = \pm 20 \text{ Vdc}, V_{DS} = 0)$	IGSS	_	_	_	100	nAdc
ON CHARACTERISTICS(2)							•
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$		V _{GS(th)}	_	1.0	1.5	2.0	Vdc
$\label{eq:Drain-to-Source On-Resistance} \begin{split} \text{Drain-to-Source On-Resistance} \\ \text{(V}_{\text{GS}} = 4.5 \text{ Vdc, I}_{\text{D}} = 1.5 \text{ Adc)} \\ \text{(V}_{\text{GS}} = 4.5 \text{ Vdc, I}_{\text{D}} = 1.0 \text{ Adc)} \end{split}$		R _{DS(on)}	(N) (P)	_	0.074 0.152	0.100 0.180	Ohm
		R _{DS(on)}	(N) (P)	_	0.058 0.118	0.090 0.160	Ohm
Forward Transconductance (VDS = 3.0 Vdc, ID = 1.5 Adc) (VDS = 3.0 Vdc, ID = 1.0 Adc)		9FS	(N) (P)	2.0 2.0	3.88 3.0	_ _	mhos
YNAMIC CHARACTERISTICS							
Input Capacitance		C _{iss}	(N) (P)	_	455 420	630 588	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	(N) (P)	_	184 290	250 406	
Transfer Capacitance]	C _{rss}	(N) (P)	_	45 116	90 232	
SWITCHING CHARACTERISTICS	(3)						
Turn-On Delay Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	11 19	22 38	ns
Rise Time	$V_{GS} = 4.5 \text{ Vdc},$ $R_{G} = 6.0 \Omega)$	t _r	(N) (P)	_	58 66	116 132	
Turn-Off Delay Time	$(V_{DD} = 10 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc},$	td(off)	(N) (P)	_	17 25	35 50	
Fall Time	$R_G = 6.0 \Omega$)	t _f	(N) (P)	_	20 37	40 74	
Turn-On Delay Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	7.0 11	21 22	
Rise Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 6.0 \Omega)$ $(V_{DD} = 10 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$ $V_{GS} = 10 \text{ Vdc},$ $R_{G} = 6.0 \Omega)$	t _r	(N) (P)	_	32 21	64 42	
Turn-Off Delay Time		td(off)	(N) (P)	_	27 45	54 90	
Fall Time		t _f	(N) (P)	_	21 36	42 72	
Total Gate Charge		QT	(N) (P)		12.5 15	18 20	nC
Gate-Source Charge	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₁	(N) (P)	_	1.3 1.2	_	
Gate-Drain Charge	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₂	(N) (P)		2.8 5.0	_	
		Q ₃	(N) (P)	_	2.4 4.0	_	1

(continued)

Negative signs for P–Channel device omitted for clarity.
 Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

ELECTRICAL CHARACTERISTICS — continued (T_A = 25°C unless otherwise noted)(1)

Characteristic		Symbol	Polarity	Min	Тур	Max	Unit
OURCE-DRAIN DIODE CHARAC	TERISTICS (T _C = 25°C)		•				
Forward Voltage ⁽²⁾	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	(N) (P)	_ _	0.79 1.5	1.3 2.1	Vdc
Reverse Recovery Time		t _{rr}	(N) (P)	_	23 38	_	ns
	$(I_S = 3.0 \text{ Adc}, V_{AS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	t _a	(N) (P)	_ _	18 17	_	
	(I _S = 2.0 Adc, V _{AS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _b	(N) (P)	_ _	5.0 21	_ _	
Reverse Recovery Stored Charge		Q _{RR}	(N) (P)	_	0.025 0.034	_	μС

(1) Negative signs for P–Channel device omitted for clarity.

N-Channel

(2) Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics





Figure 2. Transfer Characteristics



P-Channel

Figure 2. Transfer Characteristics

TYPICAL ELECTRICAL CHARACTERISTICS

N-Channel

Figure 3. On–Resistance versus Gate–To–Source Voltage




Figure 3. On–Resistance versus Gate–To–Source Voltage




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 5. On–Resistance Variation with Temperature

TYPICAL ELECTRICAL CHARACTERISTICS

1000 V_{GS} = 0 V T_J = 125°C T_J = 100°C T_J = 100°C T_J = 25°C T_J = 100°C T

N-Channel

Figure 6. Drain-To-Source Leakage Current versus Voltage

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

12

100 V_{GS} = 0 V T_J = 125°C T

P-Channel

Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

20

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$


 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.


N-Channel



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

P-Channel



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, $t_{\Gamma\Gamma}$, due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short $t_{\Gamma\Gamma}$ and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high






Figure 10. Diode Forward Voltage versus Current

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

P-Channel




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R θ JC).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

N-Channel




Figure 12. Maximum Rated Forward Biased Safe Operating Area

P-Channel




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



SO-8 POWER DISSIPATION

The power dissipation of the SO–8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A . Using the values provided on the data sheet for the SO–8 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta,JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{62.5^{\circ}C/W} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO–8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad $^{\text{TM}}$. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The

line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 16. Typical Solder Heating Profile

PACKAGE DIMENSIONS



CASE 751-05 SO-8 ISSUE P

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- DIMENSIONS ARE IN MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION D DOES NOT INCLUDE MOLD PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS				
DIM	MIN	MAX			
Α	4.80	5.00			
В	3.80	4.00			
С	1.35	1.75			
D	0.35	0.49			
F	0.40	1.25			
G	1.27 BSC				
J	0.18	0.25			
K	0.10	0.25			
M	0 °	7 °			
Р	5.80	6.20			
R	0.25	0.50			

STYLE 14:

N-SOURCE

- N-GATE P-SOURCE
- 3.
- P-GATE
- P-DRAIN
- P-DRAIN N-DRAIN
- N-DRAIN

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

