Bipolar Power Transistors

PNP Silicon

... designed for use in line-operated applications such as low power, line-operated series pass and switching regulators requiring PNP capability.

• High Collector-Emitter Sustaining Voltage -

 $V_{CEO(sus)} = 300 \text{ Vdc} @ I_C$

 $= 1.0 \,\mathrm{mAdc}$

• Excellent DC Current Gain -

 $h_{FE} = 30 - 240 @ I_C$

= 50 mAdc


- Epoxy Meets UL94, V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B; > 8000 V Machine Model, C; > 400 V



ON Semiconductor®


http://onsemi.com

0.5 AMPERE
POWER TRANSISTOR
PNP SILICON
300 VOLTS
2.75 WATTS






SOT-223 CASE 318E Style 1



T350 = Specific Device Code
A = Assembly Location
Y = Last Digit of Year
M = Month Code



Top View Pinout

ORDERING INFORMATION

Device	Device Package	
MMJT350T1	SOT-223	1000 / Tape & Reel



MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

R	ating	Symbol	Value	Unit
Collector-Emitter Voltage		V _{CEO}	300	Vdc
Collector-Base Voltage		V _{CB}	300	Vdc
Emitter-Base Voltage		V _{EB}	3.0	Vdc
Collector Current	ContinuousPeak	I _C	0.5 0.75	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above 25°C Total P_D @ $T_A = 25^{\circ}C$ mounted on 1" sq. (645 sq. mm) Collector pad on FR-4 bd material Total P_D @ $T_A = 25^{\circ}C$ mounted on 0.012" sq. (7.6 sq. mm) Collector pad on FR-4 bd material		P _D	2.75 22 1.40 0.65	W mW/°C W W
Operating and Storage Junction Temperature Range		T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance – Junction to Case – Junction–to–Ambient on 1" sq. (645 sq. mm) Collector pad on FR–4 bd material – Junction–to–Ambient on 0.012" sq. (7.6 sq. mm) Collector pad on FR–4 bd material	$\begin{array}{c} R_{\thetaJC} \\ R_{\thetaJA} \\ R_{\thetaJA} \end{array}$	45 85 190	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	260	°C


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				•
Collector-Emitter Sustaining Voltage (I _C = 1.0 mAdc, I _B = 0 Adc)	V _{CEO(SUS)}	300	_	Vdc
Collector–Base Current $(V_{CB} = Rated V_{CBO}, V_{EB} = 0)$	Ісво	-	100	μAdc
Emitter Cut-off Current (V _{BE} = 5.0 Vdc)	I _{EBO}	-	100	μAdc
ON CHARACTERISTICS (Note)	•			
DC Current Gain $ (I_C = 50 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}) $ $ (I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}) $	h _{FE}	30 20	240 –	_

1.0

0.8


 $T_J = 25^{\circ}C$



 $V_{BE(sat)} @ I_C/I_B = 10$ V, VOLTAGE (VOLTS) 0.6 V_{BE} @ V_{CE} = 10 V 0.4 $I_{C}/I_{B} = 10$ 0.2 V_{CE(sat)} $I_C/I_B = 5.0$ 5.0 7.0 20 30 50 70 200 300 500 IC, COLLECTOR CURRENT (mA)

Figure 1. DC Current Gain

Figure 2. "On" Voltages






Figure 3. Active-Region Safe Operating Area

Figure 4. Temperature Coefficients

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^{\circ}C$; T_{C} is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.






Figure 5. Power Derating

PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE K





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14 5M 1982
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		NCHES MILLIME	
DIM	MIN	MAX	MIN	MAX
Α	0.249	0.263	6.30	6.70
В	0.130	0.145	3.30	3.70
С	0.060	0.068	1.50	1.75
D	0.024	0.035	0.60	0.89
F	0.115	0.126	2.90	3.20
G	0.087	0.094	2.20	2.40
Н	0.0008	0.0040	0.020	0.100
J	0.009	0.014	0.24	0.35
K	0.060	0.078	1.50	2.00
L	0.033	0.041	0.85	1.05
M	0 °	10 °	0 °	10 °
S	0.264	0.287	6.70	7.30

STYLE 1: PIN 1. BASE

2. COLLECTOR 3. EMITTER

3. EMITTER 4. COLLECTOR

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 **Phone**: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.