## Panasonic

Opposing corner $7.17 \mathrm{~mm}(1 / 2.5 t y p e) 3.34$ million pixels

## CCD Area Image Censor MN39592PJ

■ Overview
MN39592PJ is a CCD $1 \not 12.53 .34$ million pixels area image sensor suits high－quality digital still camera．On－chip color filter presents excellent color repeatability by adopting RGB bayer．It also keeps 3.34 million total number of pixels（Horizontally：2．140 $\times$ Vertically： 1.560 ）to hold stable and high－quality pictures．

■ Features
－Available pixel number 2．088（horizoontal），1，550（vertical）
－Supersensitivity
－Low－smear
－Square pixel alignment
－Lower power consumption by adopting horizontal CCD，3．3V
－16－pin plastic package
－Applications
Digital still camera

## Block Diagram



- Elemental device structure


Horizontal dummy

## Terminal description

1. Terminal description

| Terminal No | Name | Terminal description |
| :---: | :---: | :--- |
| 1 pin | V $\phi \mathrm{V} 4$ | Vertical shift register clock pulse (4) |
| 2 pin | V $\phi \mathrm{V} 6$ | Vertical shift register clock pulse (6) |
| 3 pin | V $\phi \mathrm{V} 3$ | Vertical shift register clock pulse (3) |
| 4 pin | V $\phi \mathrm{V} 2$ | Vertical shift register clock pulse (2) |
| 5 pin | V $\phi \mathrm{V} 5$ | Vertical shift register clock pulse (5) |
| 6 pin | V $\phi \mathrm{V} 1$ | Vertical shift register clock pulse (1) |
| 7 pin | VOG | Output gate |
| 8 pin | VO | CCD output |
| 9 pin | VOD | Output drain |
| 10 pin | V $\phi R G$ | Reset pulse |
| 11 pin | PW | GND |
| 12 pin | VSUB | Circuit board |
| 13 pin | BSUB | Breeder SUB |
| 14 pin | VPT | Protection P wel |
| 15 pin | V $\phi H 1$ | Horizontal shift resistor clock pulse (1) |
| 16 pin | V $\phi H 2$ | Horizontal shift resistor clock pulse (2) |

2. Alignment of terminals

3. Device parameter

| Parameter | Numeric value | Unit |
| :--- | :--- | :---: |
| Total pixel number | $2,140(\mathrm{H}) \times 1,560(\mathrm{~V})=3,338,400$ | pcs |
| Available pixel number <br> (including trangents) | $2,088(\mathrm{H}) \times 1,550(\mathrm{~V})=3,236,400$ | pcs |
| Effective pixel numbers | $2,048(\mathrm{H}) \times 1,536(\mathrm{~V})=3,145,728$ | pcs |
| Pixel size | $2.8 \times 2.8$ | $\mu \mathrm{~m}^{2}$ |
| Effective picture size | $5.7344(\mathrm{H}) \times 4.3008(\mathrm{~V})$ | $\mu \mathrm{m}^{2}$ |

## Absolute maximum ratings

| Terminal name |  | PW |  | PT |  | SUB |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unit | High | Low | High | Low | High | Low |  |
| VOD | V | 15.0 | -0.2 | - |  | 15.0 | -25.0 | Note 1,2 |
| VPT | V | 0.2 | -10.0 | Standard |  | 0.2 | -35.0 |  |
| PW | V | Standard |  | 10.0 | -0.2 | 0.2 | -25.0 |  |
| Vsub | V | 25.0 | -0.2 | 35.0 | -0.2 | Standard |  | Note 1 |
| BSUB | V | 15.0 | -0.2 | - |  | 15.0 | -25.0 |  |
| VOG | V | 5.0 | -0.2 | - |  | 5.0 | -25.0 |  |
| VфRG | V | 5.0 | -0.2 | 15.0 | -0.2 | 5.0 | -25.0 |  |
| V $\phi$ H1 | V | 5.0 | -0.2 | 15.0 | -0.2 | 5.0 | -25.0 |  |
| VфH2 | V | 5.0 | -0.2 | 15.0 | -0.2 | 5.0 | -25.0 |  |
| V $\phi$ V1, 5 | V | 15.0 | -10.0 | 25.0 | -0.2 | 15.0 | -35.0 |  |
| VфV2 | V | 12.0 | -10.0 | 22.0 | -0.2 | 12.0 | -35.0 |  |
| V¢V3,6 | V | 15.0 | -10.0 | 25.0 | -0.2 | 15.0 | -35.0 |  |
| V $\phi$ V4 | V | 12.0 | -10.0 | 22.0 | -0.2 | 12.0 | -35.0 |  |
| VO | V | 15.0 | -10.0 |  |  | 15.0 | -35.0 | Note 2 |

## ■ Absolute maximum ratings between gates

| Terminal name | Unit | High | Low | Note |
| :--- | :---: | :---: | :---: | :---: |
| Horizontal clock input terminal (between $\mathrm{V} \phi \mathrm{V} 1$ and <br> $\mathrm{V} \phi \mathrm{V} 6)$ | V | 12.0 | -10.0 | Note 3 |
| Vertical clock input terminal (between $\mathrm{V} \phi \mathrm{V} 1$ and <br> $\mathrm{V} \phi \mathrm{V} 6)$ | V | 5.0 | -5.0 |  |
| $\mathrm{~V} \phi \mathrm{H} 1-\mathrm{V} \phi \mathrm{V} 4$ | V | 12.0 | -12.0 |  |

- Operation temperature

| Parameter | Unit | High | Low | Note |
| :--- | :---: | :---: | :---: | :---: |
| Operation temperature | ${ }^{\circ} \mathrm{C}$ | 60 | -10.0 |  |

Note 1. Always keep VOD-Vsub $\leqq 10 \mathrm{~V}$.
Note 2. Always keep VOD-VO $\leq 5 \mathrm{~V}$.
Note 3. When clock width $<10 \mu$ s, Dudy $<0.1 \%, 25 \mathrm{~V}$ is guaranteed.

- Imaging characteristics

Testing specification (Tentative)

| Parameter |  | Symbol | Condition | Test point | Min. | Standard | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Saturation power |  | Vsat | F1.4:J chart | Signal output | 500 | 550 |  | mV |
| Sensitivity | (G) | SoG | F8:J chart (1/7.5 accumulated conversion value) | Signal output | 200 | 235 | 285 | mV |
|  | (R) | SoR |  | Signal output | 120 | 165 | 205 |  |
|  | (B) | SoB |  | Signal output | 90 | 110 | 140 |  |
| Sensitivity ratio | R/G |  | Sensitivity measurement conditions | Signal output | 0.42 | 0.70 | 1.03 |  |
|  | B/G |  |  | Signal output | 0.31 | 0.47 | 0.70 |  |
| Smear | Frame monitors | Sm | 1/10V | G signal output |  | -87 | -81 | dB |
|  |  |  |  |  |  | -77 | -71 |  |
| OB bump |  |  |  |  |  |  |  |  |
|  |  |  | $60^{\circ} \mathrm{C}$ light shielding | Signal output | -0.6 | 0 | 0.6 | mV |
| Color shading (1)(2) |  |  | Standard light sensitivity | Average signal output |  | 4.0 | 8.0 | \% |
| Dark signal |  |  | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 1 / 5.24$ second accumulation shielding condition | Signal output |  | 3.0 | 6.0 | mV |
| Dark signal shading (H, V) |  |  | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 1 / 5.24$ second accumulation shielding condition | Signal output |  | 4.0 | 6.0 | mV |
| Blooming control circuit voltage |  | Vsub | 1000 times more <br> light than normal amount | Monitor | No blooming caused by the inner voltage of Vsub |  |  |  |
| $\phi$ VH voltage reliability (Shutter with a scratch) |  |  | 1/8 times more light than normal amount | Monitor | No scratches under the condition of $\phi \mathrm{VH}$ voltage operation |  |  |  |
| OB transmission |  |  | One hundred thousand times more light than normal amount | Signal output | Less than 10 mV of OB signaloutput |  |  |  |

[^0]■ Clock power voltage conditions

| Terminal name |  |  | Operating conditions |  |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Unit | Max. | Standard | Min. |  |
| VOD |  | V | 12.0 | 12.0 | -11.5 |  |
| VPT |  | V | -7.5 | -8.0 | -8.5 |  |
| PW |  | V | - | 0 | - |  |
| VOG |  | V | Inside |  |  |  |
| V $\phi$ RG | H-L |  | 3.6 | 3.3 | 3.0 | Note 1 |
|  | Bias | V | Inside |  |  |  |
| $\mathrm{V} \phi \mathrm{H} 1$ | H | V | 3.6 | 3.3 | 3.0 | Note 3 |
|  | L | V | 0.2 | 0 | -0.2 |  |
| $\mathrm{V} \phi \mathrm{H} 2$ | H | V | 3.6 | 3.3 | 3.0 |  |
|  | L | V | 0.2 | 0 | -0.2 |  |
| Vsub | Bias | V |  | Inside |  |  |
|  | $\phi$ Vsub | V | 21.0 | 20.0 | 19.0 |  |
| $\mathrm{V} \phi \mathrm{V} 1$ | H | V | 12.5 | 12.0 | 11.5 |  |
| $\mathrm{V} \phi \mathrm{V} 5$ | M | V | 0.2 | 0 | -0.2 |  |
|  | L | V | -7.5 | -8.0 | -8.5 |  |
| $\mathrm{V} \phi \mathrm{V} 2$ | M | V | 0.2 | 0 | -0.2 |  |
|  | L | V | -7.5 | -8.0 | -8.5 | 4 |
| $\mathrm{V} \phi \mathrm{V} 3$ | H | V | 12.5 | 12.0 | 11.5 | Note 4 |
| V $\phi$ V6 | M | V | 0.2 | 0 | -0.2 |  |
|  | L | V | -7.5 | -8.0 | -8.5 |  |
| $\mathrm{V} \phi \mathrm{V} 4$ | M | V | 0.2 | 0 | -0.2 |  |
|  | L | V | -7.5 | -8.0 | -8.5 |  |
| IOD |  | mA |  | 43 |  |  |

Note 1) Reset (V $\phi$ RG)
H
L

$\square$
 $-\square \frac{\underbrace{\mathrm{H}-\mathrm{L}}_{\text {Bias }}}{\underbrace{-}}$

Note 2) Circuit board (V $\phi$ VSUB)
H
L


Note 3) Horizontal shift resistor ( $\mathrm{V} \phi \mathrm{H} 1, \mathrm{~V} \phi \mathrm{H} 2$ ) | H |  |
| :--- | :--- |
| L |  |
| $\square$ | $\downarrow_{\mathrm{H}-\mathrm{L}}$ |
| $\downarrow$ |  |

Note 4) Vertical shift resistor (V $\phi \mathrm{V} 1$ to V6)


■ Recommended circuit example


Adjustment of Base resistance $1 \mathrm{k} \Omega$ is required depending on the ability of current supply of SUB control pulse output circuit.

- Characteristics of prismatic



## Request for your special attention and precautions in using the technical information and semiconductors described in this material

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
(3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
(4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
(7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
(8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.


[^0]:    Note: above values are testing values only.

