

MN89302

SVGA Display Controller

■ Overview

The MN89302 is an LCD/CRT display controller with IBM™ VGA-compatible registers. It features all the necessary interfaces for a compact display system: ISA bus interface, local bus interface, DRAM interface, and LCD panel interface. The built-in graphics acceleration functions include support for bit-block transfers (BITBLT) and hardware cursor.

Note: IBM™ and VGA are registered trademarks of International Business Machines Corporation.

■ Features

- Monochrome STN LCD panel support
 - Maximum display size: 800 × 600
 - Support for single and dual panels
 - 32-monochrome gradation
- Color STN LCD panel support
 - Maximum display size: 800 × 600
 - Support for single and dual panels
 - 32-gradation for each color (RGB)
- Color TFT LCD panel support
 - Maximum display size: 800 × 600
 - 5-bit output for red and blue; 6-bit output for green
- Maximum number of colors in concurrent display
 - 320 × 240: 64k (TFT, STN)
 - 640 × 480: 256/260K palette (TFT, STN)
 - 800 × 600: 256/260K palette (TFT, STN)
- Built-in graphics acceleration functions
 - Bit-block transfers (BITBLT) to and from host video memory and within video memory
 - Hardware cursor (16 × 16 or 32 × 32)
- Built-in automatic display centering
- Built-in gradation control table (rewritable) for optimizing gradation to match panel
- DRAM interface with 16-bit bus
 - Support for 2CAS/2WE mode
 - Refresh control
- Host interfaces
 - ISA bus (16-bit)
 - i386/i486 local bus (16-bit)

Note: i386 and i486 are trademarks of Intel Corporation.


■ Applications

- Point-of-sale terminals, Factory automation terminals, word processors, and other terminals




■ Pin Assignment

ISA bus mode



(TOP VIEW)
QFP128-P-1818

■ Block Diagram



■ Pin Descriptions

Pin No.	Symbol	I/O	Level	Function Description
27	AEN	I	TTL	Address Enable "H" level input from this pin indicates that a DMA transfer is in progress, so the chip does not respond to I/O access.
28	SBHE	I	TTL	Byte High Enable This input indicates the state of the 16-bit bus.
24	IOWR	I	TTL	I/O Write This input indicates an I/O write request.
25	IORD	I	TTL	I/O Read This input indicates an I/O read request.
22	SMEMW	I	TTL	Memory Write This input indicates a memory write request dedicated for an address space in the first megabyte (000000 to 0FFFFFFH).
16	SMEMR	I	TTL	Memory Read This input indicates a memory read request dedicated for an address space in the first megabyte (000000 to 0FFFFFFH).
6 to 5	A[21:20]	I	TTL	Address[21:20] These inputs give the address 21:20.
4 to 1, 128 to 115, 21 ,39	SA[19:0]	I	TTL	Address[19:0] These inputs give the address 19:0.
30 to 48	SD[15:0]	I/O	TTL	Data[15:0] These pins represent the host data bus.
23	IOCHRDY	I/O	TTL	I/O Channel Ready This pin is "L" level when I/O or memory access is given wait states.
19	MEMCS16	O	TTL	Memory Chip Select 16 This output indicates to the system that 16-bit memory access is available.
18	IOCS16	O	TTL	I/O Chip Select 16 This output indicates to the system that 16-bit I/O access is available.
15	REFRESH	I	TTL	Refresh "L" level input indicates that the system is refreshing its DRAM.
89 to 80	MA[9:0]	I/O	CMOS	Memory Address These outputs give the address of the display memory .
91	RAS	O	CMOS	Row Address Strobe (RAS). This output is the strobe signal for the row address latch.
93	UCAS	O	CMOS	Upper Column Address Strobe (UCAS) This output is the strobe signal for the upper column address latch. In the 2WE mode, however, it functions as the CAS signal.

■ Pin Descriptions (continued)

Pin No.	Symbol	I/O	Level	Function Description
94	LCAS	O	CMOS	Lower Column Address Strobe (LCAS) This output is the strobe signal for the lower column address latch. In the 2WE mode, however, it functions as the LWE signal.
92	WE	O	CMOS	Write Enable This output is the data write signal. In the 2WE mode, however, it functions as the UWE signal.
112 to 97	MD[15:0]	I/O	TTL	Memory Data These pins represent the data bus to the DRAM.
26	BIOSEN	O	CMOS	BIOS Enable This output enables ROM BIOS output.
49	BACKON	O	CMOS	Backlight ON This output requests backlighting. "L" level: OFF; "H" level: ON
50	LCDON	O	CMOS	LCD Drive ON This output requests power-ON for the LCD panel. "L" level: OFF; "H" level: ON
51	LOGICON	O	CMOS	LCD Logic ON This output requests power-ON for LCD panel logic circuits. "L" level: OFF; "H" level: ON
56	LP	O	CMOS	Line Pulse This output provides pulses indicating the end of a line of the LCD panel.
55	FP	O	CMOS	Frame Pulse This output provides pulses indicating the start of a frame of the LCD panel.
54	DISP	O	CMOS	Display Enable This output enables the LCD display. An external RAMDAC uses this signal as a blanking signal. A TFT LCD uses it as an enable signal.
57	DCLK	O	CMOS	Data Shift Clock This pin provides a data shift clock signal for an STN LCD panel or a dot clock signal for a TFT LCD panel or external RAMDAC.
77 to 70	UD[7:0]	O	CMOS	Upper Data[7:0]
67 to 60	LD[7:0]	O	CMOS	Lower Data[7:0] This pins provide display data. Usage varies with the LCD panel type.

■ Pin Descriptions (continued)

Pin No.	Symbol	I/O	Level	Function Description										
13	RESET	I	CMOS	Reset "H" level input from this pin reset and initializes the chip. If the host is in a i386 mode, the chip aligns the clock phase with this signal.										
81 to 80	MA[1:0]	I	CMOS	Host Type During a reset, these pins select the host type. <table style="margin-left: 40px;"> <tr> <td>MA[1:0]</td> <td>Host Type</td> </tr> <tr> <td>0 0</td> <td>ISA</td> </tr> <tr> <td>0 1</td> <td>i386SX</td> </tr> <tr> <td>1 0</td> <td>i386DX</td> </tr> <tr> <td>1 1</td> <td>i486</td> </tr> </table>	MA[1:0]	Host Type	0 0	ISA	0 1	i386SX	1 0	i386DX	1 1	i486
MA[1:0]	Host Type													
0 0	ISA													
0 1	i386SX													
1 0	i386DX													
1 1	i486													
12/14	TEST/ MINTEST		CMOS	Chip Test Condition										
11	SCANTEST			This pin selects the chip test mode.										
8/9	XIN/XOUT	I/O		Clock IN/OUT These pins are the clock I/O pins. Connect them to a crystal oscillator.										

■ Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Power supply voltage	V_{DD}	- 0.3 to +7.0	V
Input pin voltage	V_I	- 0.3 to $V_{DD}+0.3$	V
Output pin voltage	V_O	- 0.3 to $V_{DD}+0.3$	V
Power dissipation	P_D	1000	mW
Operating ambient temperature	T_{opr}	0 to 70	°C
Storage temperature	T_{stg}	-55 to +150	°C

■ Recommended Operating Conditions

Parameter	Symbol	Conditions	min	typ	max	Unit
Power supply voltage	V_{DD}		4.75	5.00	5.25	V
Ambient temperature	T_a		0		70	°C
Rise time for input	t_r		0		150	ns
Fall time for input	t_f		0		150	ns
Operating frequency	f_{opr1}	At character clock of 8 XIN			30	MHz
Operating frequency	f_{opr2}	At character clock less than 8 XIN			25	MHz

■ Electrical Characteristics

$V_{DD}=4.75$ to $5.25V$, $V_{SS}=0.00V$, $f=30MHz$, $T_a=0$ to $70^{\circ}C$



Parameter	Symbol	Conditions	min	typ	max	Unit
Power supply current during operation	I_{DD0}	$V_I=V_{DD}$ or V_{SS} , $V_{DD}=5.0V$			160	mA
Power supply current in the SUSPEND mode	I_{DD1}	$V_I=V_{DD}$ or V_{SS} , $V_{DD}=5.0V$			15	mA
Power supply current in the STANDBY mode	I_{DD2}	$V_I=V_{DD}$ or V_{SS} , $V_{DD}=5.0V$			75	mA
"H" level input voltage 1 AEN ,SBHE ,IOWR ,IORD , SMEMW ,SMEMR , REFRESH ,A21 to 20 , SA19 to 0 ,SD15 to 0 , MD15 to 0 ,BIOSEN , IOCHRDY	V_{IH1}		2.0		V_{DD}	V
"H" level input voltage 2 TEST ,MINTEST , SCANTEST ,RAS ,UCAS , LCAS ,BACKON ,LCDON , LOGICON ,MA9 to 0 , RESET	V_{IH2}		$V_{DD} \times 0.7$		V_{DD}	V
"L" level input voltage 1 AEN ,SBHE ,IOWR ,IORD , SMEMW ,SMEMR , REFRESH ,A21 to 20 , SA19 to 0 ,SD15 to 0 , MD15 to 0 ,BIOSEN , IOCHRDY	V_{IL1}		0		0.8	V
"L" level input voltage 2 TEST ,MINTEST , SCANTEST ,RAS ,UCAS , LCAS ,BACKON ,LCDON , LOGICON ,MA9 to 0 , RESET	V_{IL2}		0		$V_{DD} \times 0.3$	V
Input leakage current 1 TEST ,MINTEST , SCANTEST	I_{L11}	$V_I=V_{DD}$ or V_{SS}			± 20	μA
Input leakage current 2 AEN ,SBHE ,IOWR ,IORD , SMEMW ,SMEMR , REFRESH ,A21 to 20 , SA19 to 0 ,RESET	I_{L12}	$V_I=V_{DD}$ or V_{SS}			± 10	μA

■ Electrical Characteristics (continued)


$V_{DD}=4.75$ to $5.25V$, $V_{SS}=0.00V$, $f=30MHz$, $T_a=0$ to $70^{\circ}C$

Parameter	Symbol	Conditions	min	typ	max	Unit
Pull-down resistance	R_{PD1}	$V_I=V_{DD}$, $V_{DD}=5.0V$		30		$k\Omega$
"H" level output voltage 1 BACKON ,LCDON , LOGICON ,SD15 to 0 , MD15 to 0 ,BIOSEN	V_{OH1}	$I_O=-2.0mA$ $V_I=V_{DD}$ or V_{SS}	$V_{DD}-0.6$			V
"H" level output voltage 2 WE ,MA9 to 0 ,RAS , UCAS ,LCAS	V_{OH2}	$I_O=-4.0mA$ $V_I=V_{DD}$ or V_{SS}	$V_{DD}-0.6$			V
"H" level output voltage 3 DCLK ,DISP ,LP ,FP , UD7 to 0 ,LD7 to 0	V_{OH3}	$I_O=-8.0mA$ $V_I=V_{DD}$ or V_{SS}	$V_{DD}-0.6$			V
"H" level output voltage 4 IOCHRDY	V_{OH4}	$I_O=-12.0mA$ $V_I=V_{DD}$ or V_{SS}	$V_{DD}-0.6$			V
"H" level output voltage 5 IOCS16 ,MEMCS16	V_{OH5}	$I_O=-16.0mA$ $V_I=V_{DD}$ or V_{SS}	$V_{DD}-0.6$			V
"L" level output voltage 1 BACKON ,LCDON , LOGICON ,MD15 to 0	V_{OL1}	$I_O=2.0mA$ $V_I=V_{DD}$ or V_{SS}			0.4	V
"L" level output voltage 2 SD15 to 0 ,MA9 to 0 ,RAS , UCAS ,LCAS ,WE ,BIOSEN	V_{OL2}	$I_O=4.0mA$ $V_I=V_{DD}$ or V_{SS}			0.4	V
"L" level output voltage 3 DCLK ,DISP ,LP ,FP , UD7 to 0 ,LD7 to 0	V_{OL3}	$I_O=8.0mA$ $V_I=V_{DD}$ or V_{SS}			0.4	V
"L" level output voltage 4 IOCHRDY	V_{OL4}	$I_O=12.0mA$ $V_I=V_{DD}$ or V_{SS}			0.4	V
"L" level output voltage 5 IOCS16 ,MEMCS16	V_{OL5}	$I_O=16.0mA$ $V_I=V_{DD}$ or V_{SS}			0.4	V
Output leakage current IOCS16 ,BACKON , MA9 to 0 ,MEMCS16 , UCAS ,LCAS ,RAS , LOGICON ,LCDON , SD15 to 0 ,MD15 to 0 , BIOSEN ,IOCHRDY	I_{LO}	$V_O=High-impedance\ state$ $V_I=V_{DD}$ or V_{SS} $V_O=V_{DD}$ or V_{SS}			± 10	μA

■ Timing Chart for LCD Panel Outputs



■ Application Circuit Example



■ Package Dimensions (Unit: mm)

QFH128-P-1818

