
MPC8260 PowerQUICC™ II Family Reference Manual

Supports

MPC8250

MPC8255

MPC8260

MPC8264

MPC8265

MPC8266

MPC8260RM
Rev. 2, 12/2005



How to Reach Us:

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (German)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005. All rights reserved.

Part I—Overview	I
Overview	1
G2 Core	2
Memory Map	3
Part II—Configuration and Reset	II
System Interface Unit (SIU)	4
Reset	5
Part III—The Hardware Interface	III
External Signals	6
60x Signals	7
The 60x Bus	8
PCI Bridge	9
Clocks and Power Control	10
Memory Controller	11
Secondary (L2) Cache Support	12
IEEE 1149.1 Test Access Port	13
Part IV—Communications Processor Module	IV
Communications Processor Module Overview	14
Serial Interface with Time-Slot Assigner	15
CPM Multiplexing	16
Baud-Rate Generators (BRGs)	17
Timers	18
SDMA Channels and IDMA Emulation	19
Serial Communications Controllers (SCCs)	20
SCC UART Mode	21
SCC HDLC Mode	22
SCC BISYNC Mode	23
SCC Transparent Mode	24
SCC Ethernet Mode	25
SCC AppleTalk Mode	26
Serial Management Controllers (SMCs)	27
Multi-Channel Controllers (MCCs)	28
Fast Communications Controllers (FCCs)	29
ATM Controller and AAL0, AAL1, and AAL5	30
ATM AAL1 Circuit Emulation Service	31
ATM AAL2	32
Inverse Multiplexing for ATM (IMA)	33
ATM Transmission Convergence Layer	34

I	Part I—Overview
1	Overview
2	G2 Core
3	Memory Map
II	Part II—Configuration and Reset
4	System Interface Unit (SIU)
5	Reset
III	Part III—The Hardware Interface
6	External Signals
7	60x Signals
8	The 60x Bus
9	PCI Bridge
10	Clocks and Power Control
11	Memory Controller
12	Secondary (L2) Cache Support
13	IEEE 1149.1 Test Access Port
IV	Part IV—Communications Processor Module
14	Communications Processor Module Overview
15	Serial Interface with Time-Slot Assigner
16	CPM Multiplexing
17	Baud-Rate Generators (BRGs)
18	Timers
19	SDMA Channels and IDMA Emulation
20	Serial Communications Controllers (SCCs)
21	SCC UART Mode
22	SCC HDLC Mode
23	SCC BISYNC Mode
24	SCC Transparent Mode
25	SCC Ethernet Mode
26	SCC AppleTalk Mode
27	Serial Management Controllers (SMCs)
28	Multi-Channel Controllers (MCCs)
29	Fast Communications Controllers (FCCs)
30	ATM Controller and AAL0, AAL1, and AAL5
31	ATM AAL1 Circuit Emulation Service
32	ATM AAL2
33	Inverse Multiplexing for ATM (IMA)
34	ATM Transmission Convergence Layer

Fast Ethernet Controller	35
FCC HDLC Controller	36
FCC Transparent Controller	37
Serial Peripheral Interface (SPI)	38
I ² C Controller	39
Parallel I/O Ports	40
Register Quick Reference Guide	A
Reference Manual (Rev 1) Errata	B
Glossary of Terms and Abbreviations	GLO
Index	IND

35	Fast Ethernet Controller
36	FCC HDLC Controller
37	FCC Transparent Controller
38	Serial Peripheral Interface (SPI)
39	I ² C Controller
40	Parallel I/O Ports
A	Register Quick Reference Guide
B	Reference Manual (Rev 1) Errata
GLO	Glossary of Terms and Abbreviations
IND	Index

Contents

Paragraph Number	Title	Page Number
About This Book		
	Reference Manual Revision History	lxxvii
	Before Using this Manual—Important Note	lxxix
	Audience	lxxix
	Organization.....	lxxix
	Suggested Reading.....	lxxxii
	Conventions	lxxxiii
	Acronyms and Abbreviations	lxxxiii
	PowerPC Architecture Terminology Conventions.....	lxxxvi
Chapter 1		
Overview		
1.1	Features	1-1
1.2	Architecture Overview	1-6
1.2.1	G2 Core.....	1-7
1.2.2	System Interface Unit (SIU)	1-8
1.2.3	Communications Processor Module (CPM).....	1-9
1.3	Software Compatibility Issues	1-9
1.3.1	Signals.....	1-10
1.4	Differences between MPC860 and PowerQUICC II	1-12
1.5	Serial Protocol Table.....	1-12
1.6	PowerQUICC II Configurations	1-13
1.6.1	Pin Configurations	1-13
1.6.2	Serial Performance.....	1-13
1.7	Application Examples.....	1-14
1.7.1	Communication Systems	1-14
1.7.1.1	Remote Access Server	1-14
1.7.1.2	Regional Office Router	1-16
1.7.1.3	LAN-to-WAN Bridge Router	1-16
1.7.1.4	Cellular Base Station	1-17
1.7.1.5	Telecommunications Switch Controller	1-18
1.7.1.6	SONET Transmission Controller.....	1-18
1.7.2	Bus Configurations	1-19
1.7.2.1	Basic System.....	1-19
1.7.2.2	High-Performance Communication.....	1-20
1.7.2.3	High-Performance System Microprocessor.....	1-21
1.7.2.4	PCI.....	1-21

Contents

Paragraph Number	Title	Page Number
1.7.2.5	PCI with 155-Mbps ATM	1-22
1.7.2.6	PowerQUICC II as PCI Agent.....	1-23

Chapter 2 G2 Core

2.1	Overview.....	2-1
2.2	G2 Processor Core Features	2-3
2.2.1	Instruction Unit.....	2-5
2.2.2	Instruction Queue and Dispatch Unit.....	2-5
2.2.3	Branch Processing Unit (BPU).....	2-5
2.2.4	Independent Execution Units.....	2-6
2.2.4.1	Integer Unit (IU).....	2-6
2.2.4.2	Floating-Point Unit (FPU).....	2-6
2.2.4.3	Load/Store Unit (LSU).....	2-6
2.2.4.4	System Register Unit (SRU).....	2-7
2.2.5	Completion Unit	2-7
2.2.6	Memory Subsystem Support.....	2-7
2.2.6.1	Memory Management Units (MMUs).....	2-7
2.2.6.2	Cache Units.....	2-8
2.3	Programming Model	2-8
2.3.1	Register Set.....	2-8
2.3.1.1	PowerPC Register Set.....	2-9
2.3.1.2	PowerQUICC II-Specific Registers.....	2-11
2.3.1.2.1	Hardware Implementation-Dependent Register 0 (HID0)	2-11
2.3.1.2.2	Hardware Implementation-Dependent Register 1 (HID1)	2-14
2.3.1.2.3	Hardware Implementation-Dependent Register 2 (HID2)	2-14
2.3.1.2.4	Processor Version Register (PVR).....	2-15
2.3.2	PowerPC Instruction Set and Addressing Modes.....	2-15
2.3.2.1	Calculating Effective Addresses.....	2-15
2.3.2.2	PowerPC Instruction Set.....	2-16
2.3.2.3	PowerQUICC II Implementation-Specific Instruction Set.....	2-17
2.4	Cache Implementation	2-17
2.4.1	PowerPC Cache Model.....	2-18
2.4.2	PowerQUICC II Implementation-Specific Cache Implementation.....	2-18
2.4.2.1	Data Cache.....	2-18
2.4.2.2	Instruction Cache	2-20
2.4.2.3	Cache Locking.....	2-20
2.4.2.3.1	Entire Cache Locking	2-20
2.4.2.3.2	Way Locking.....	2-20
2.5	Exception Model.....	2-21

Contents

Paragraph Number	Title	Page Number
2.5.1	PowerPC Exception Model.....	2-21
2.5.2	PowerQUICC II Implementation-Specific Exception Model.....	2-22
2.5.3	Exception Priorities.....	2-25
2.6	Memory Management.....	2-25
2.6.1	PowerPC MMU Model.....	2-25
2.6.2	PowerQUICC II Implementation-Specific MMU Features.....	2-26
2.7	Instruction Timing.....	2-27
2.8	Differences between the PowerQUICC II's G2 Core and the MPC603e Microprocessor	2-28

Chapter 3 Memory Map

Chapter 4 System Interface Unit (SIU)

4.1	System Configuration and Protection	4-2
4.1.1	Bus Monitor	4-3
4.1.2	Timers Clock.....	4-3
4.1.3	Time Counter (TMCNT).....	4-4
4.1.4	Periodic Interrupt Timer (PIT).....	4-5
4.1.5	Software Watchdog Timer	4-6
4.2	Interrupt Controller	4-7
4.2.1	Interrupt Configuration	4-8
4.2.1.1	Machine Check Interrupt	4-9
4.2.1.2	INT Interrupt.....	4-9
4.2.2	Interrupt Source Priorities.....	4-9
4.2.2.1	SCC, FCC, and MCC Relative Priority	4-12
4.2.2.2	PIT, TMCNT, PCI, and IRQ Relative Priority	4-13
4.2.2.3	Highest Priority Interrupt.....	4-13
4.2.3	Masking Interrupt Sources.....	4-13
4.2.4	Interrupt Vector Generation and Calculation	4-14
4.2.4.1	Port C External Interrupts	4-16
4.3	Programming Model	4-17
4.3.1	Interrupt Controller Registers	4-17
4.3.1.1	SIU Interrupt Configuration Register (SICR).....	4-17
4.3.1.2	SIU Interrupt Priority Register (SIPRR).....	4-18
4.3.1.3	CPM Interrupt Priority Registers (SCPRR_H and SCPRR_L)	4-19
4.3.1.4	SIU Interrupt Pending Registers (SIPNR_H and SIPNR_L)	4-21
4.3.1.5	SIU Interrupt Mask Registers (SIMR_H and SIMR_L).....	4-22
4.3.1.6	SIU Interrupt Vector Register (SIVEC).....	4-24

Contents

Paragraph Number	Title	Page Number
4.3.1.7	SIU External Interrupt Control Register (SIEXR).....	4-25
4.3.2	System Configuration and Protection Registers	4-26
4.3.2.1	Bus Configuration Register (BCR).....	4-26
4.3.2.2	60x Bus Arbiter Configuration Register (PPC_ACR).....	4-29
4.3.2.3	60x Bus Arbitration-Level Registers (PPC_ALRH/PPC_ALRL).....	4-30
4.3.2.4	Local Bus Arbiter Configuration Register (LCL_ACR)	4-31
4.3.2.5	Local Bus Arbitration Level Registers (LCL_ALRH and LCL_ACRL)	4-32
4.3.2.6	SIU Module Configuration Register (SIUMCR).....	4-33
4.3.2.7	Internal Memory Map Register (IMMR).....	4-36
4.3.2.8	System Protection Control Register (SYPCR)	4-37
4.3.2.9	Software Service Register (SWSR)	4-38
4.3.2.10	60x Bus Transfer Error Status and Control Register 1 (TESCR1)	4-38
4.3.2.11	60x Bus Transfer Error Status and Control Register 2 (TESCR2)	4-40
4.3.2.12	Local Bus Transfer Error Status and Control Register 1 (L_TESCR1).....	4-42
4.3.2.13	Local Bus Transfer Error Status and Control Register 2 (L_TESCR2).....	4-43
4.3.2.14	Time Counter Status and Control Register (TMCNTSC).....	4-44
4.3.2.15	Time Counter Register (TMCNT)	4-44
4.3.2.16	Time Counter Alarm Register (TMCNTAL).....	4-45
4.3.3	Periodic Interrupt Registers	4-46
4.3.3.1	Periodic Interrupt Status and Control Register (PISCR)	4-46
4.3.3.2	Periodic Interrupt Timer Count Register (PITC).....	4-46
4.3.3.3	Periodic Interrupt Timer Register (PITR).....	4-47
4.3.4	PCI Control Registers	4-48
4.3.4.1	PCI Base Register (PCIBR _x).....	4-48
4.3.4.2	PCI Mask Register (PCIMSK _x)	4-49
4.4	SIU Pin Multiplexing.....	4-49

Chapter 5 Reset

5.1	Reset Causes	5-1
5.1.1	Reset Actions	5-2
5.1.2	Power-On Reset Flow	5-2
5.1.3	$\overline{\text{HRESET}}$ Flow	5-3
5.1.4	$\overline{\text{SRESET}}$ Flow	5-3
5.2	Reset Status Register (RSR)	5-4
5.3	Reset Mode Register (RMR)	5-5
5.4	Reset Configuration	5-6
5.4.1	Hard Reset Configuration Word	5-8
5.4.2	Hard Reset Configuration Examples	5-10
5.4.2.1	Single PowerQUICC II with Default Configuration	5-10

Contents

Paragraph Number	Title	Page Number
5.4.2.2	Single PowerQUICC II Configured from Boot EPROM	5-10
5.4.2.3	Multiple PowerQUICC IIs Configured from Boot EPROM	5-11
5.4.2.4	Multiple PowerQUICC IIs in a System with No EPROM	5-13

Chapter 6 External Signals

6.1	Functional Pinout	6-1
6.2	Signal Descriptions	6-2

Chapter 7 60x Signals

7.1	Signal Configuration	7-2
7.2	Signal Descriptions	7-2
7.2.1	Address Bus Arbitration Signals	7-3
7.2.1.1	Bus Request ($\overline{\text{BR}}$)—Output	7-3
7.2.1.1.1	Address Bus Request ($\overline{\text{BR}}$)—Output	7-3
7.2.1.1.2	Address Bus Request ($\overline{\text{BR}}$)—Input	7-3
7.2.1.2	Bus Grant (BG)	7-4
7.2.1.2.1	Bus Grant (BG)—Input	7-4
7.2.1.2.2	Bus Grant ($\overline{\text{BG}}$)—Output	7-4
7.2.1.3	Address Bus Busy ($\overline{\text{ABB}}$)	7-5
7.2.1.3.1	Address Bus Busy ($\overline{\text{ABB}}$)—Output	7-5
7.2.1.3.2	Address Bus Busy (ABB)—Input	7-5
7.2.2	Address Transfer Start Signal	7-5
7.2.2.1	Transfer Start (TS)	7-5
7.2.2.1.1	Transfer Start (TS)—Output	7-5
7.2.2.2	Transfer Start ($\overline{\text{TS}}$)—Input	7-6
7.2.3	Address Transfer Signals	7-6
7.2.3.1	Address Bus (A[0–31])	7-6
7.2.3.1.1	Address Bus (A[0–31])—Output	7-6
7.2.3.1.2	Address Bus (A[0–31])—Input	7-6
7.2.4	Address Transfer Attribute Signals	7-7
7.2.4.1	Transfer Type (TT[0–4])	7-7
7.2.4.1.1	Transfer Type (TT[0–4])—Output	7-7
7.2.4.1.2	Transfer Type (TT[0–4])—Input	7-7
7.2.4.2	Transfer Size (TSIZ[0–3])	7-7
7.2.4.3	Transfer Burst (TBST)	7-8
7.2.4.4	Global (GBL)	7-8
7.2.4.4.1	Global (GBL)—Output	7-8

Contents

Paragraph Number	Title	Page Number
7.2.4.4.2	Global (GBL)—Input	7-8
7.2.4.5	Caching-Inhibited (CI)—Output	7-8
7.2.4.6	Write-Through (WT)—Output	7-9
7.2.5	Address Transfer Termination Signals.....	7-9
7.2.5.1	Address Acknowledge (AACK).....	7-9
7.2.5.1.1	Address Acknowledge (AACK)—Output.....	7-9
7.2.5.1.2	Address Acknowledge (AACK)—Input	7-9
7.2.5.2	Address Retry (ARTRY).....	7-10
7.2.5.2.1	Address Retry (ARTRY)—Output	7-10
7.2.5.2.2	Address Retry (ARTRY)—Input	7-10
7.2.6	Data Bus Arbitration Signals	7-11
7.2.6.1	Data Bus Grant (DBG)	7-11
7.2.6.1.1	Data Bus Grant (DBG)—Input.....	7-11
7.2.6.1.2	Data Bus Grant (DBG)—Output	7-11
7.2.6.2	Data Bus Busy (DBB)	7-12
7.2.6.2.1	Data Bus Busy (DBB)—Output	7-12
7.2.6.2.2	Data Bus Busy (DBB)—Input	7-12
7.2.7	Data Transfer Signals.....	7-12
7.2.7.1	Data Bus (D[0–63])	7-12
7.2.7.1.1	Data Bus (D[0–63])—Output	7-13
7.2.7.1.2	Data Bus (D[0–63])—Input.....	7-13
7.2.7.2	Data Bus Parity (DP[0–7]).....	7-13
7.2.7.2.1	Data Bus Parity (DP[0–7])—Output	7-13
7.2.7.2.2	Data Bus Parity (DP[0–7])—Input	7-14
7.2.8	Data Transfer Termination Signals	7-14
7.2.8.1	Transfer Acknowledge (TA).....	7-14
7.2.8.1.1	Transfer Acknowledge (TA)—Input	7-14
7.2.8.1.2	Transfer Acknowledge (TA)—Output.....	7-15
7.2.8.2	Transfer Error Acknowledge (TEA).....	7-16
7.2.8.2.1	Transfer Error Acknowledge (TEA)—Input	7-16
7.2.8.2.2	Transfer Error Acknowledge (TEA)—Output.....	7-16
7.2.8.3	Partial Data Valid Indication (PSDVAL)	7-16
7.2.8.3.1	Partial Data Valid (PSDVAL)—Input.....	7-16
7.2.8.3.2	Partial Data Valid (PSDVAL)—Output	7-17

Chapter 8 The 60x Bus

8.1	Terminology	8-1
8.2	Bus Configuration.....	8-2
8.2.1	Single-PowerQUICC II Bus Mode	8-2

Contents

Paragraph Number	Title	Page Number
8.2.2	60x-Compatible Bus Mode.....	8-3
8.3	60x Bus Protocol Overview	8-4
8.3.1	Arbitration Phase	8-5
8.3.2	Address Pipelining and Split-Bus Transactions.....	8-6
8.4	Address Tenure Operations.....	8-7
8.4.1	Address Arbitration.....	8-7
8.4.2	Address Pipelining.....	8-8
8.4.3	Address Transfer Attribute Signals.....	8-9
8.4.3.1	Transfer Type Signal (TT[0–4]) Encoding	8-9
8.4.3.2	Transfer Code Signals TC[0–2].....	8-12
8.4.3.3	TBST and TSIZ[0–3] Signals and Size of Transfer	8-12
8.4.3.4	Burst Ordering During Data Transfers	8-13
8.4.3.5	Effect of Alignment on Data Transfers.....	8-14
8.4.3.6	Effect of Port Size on Data Transfers	8-16
8.4.3.7	60x-Compatible Bus Mode—Size Calculation	8-18
8.4.3.8	Extended Transfer Mode	8-19
8.4.4	Address Transfer Termination	8-22
8.4.4.1	Address Retried with ARTRY	8-22
8.4.4.2	Address Tenure Timing Configuration	8-24
8.4.5	Pipeline Control	8-24
8.5	Data Tenure Operations	8-25
8.5.1	Data Bus Arbitration.....	8-25
8.5.2	Data Streaming Mode	8-26
8.5.3	Data Bus Transfers and Normal Termination.....	8-26
8.5.4	Effect of ARTRY Assertion on Data Transfer and Arbitration	8-27
8.5.5	Port Size Data Bus Transfers and PSDVAL Termination.....	8-27
8.5.6	Data Bus Termination by Assertion of TEA.....	8-29
8.6	Memory Coherency—MEI Protocol	8-30
8.7	Processor State Signals	8-31
8.7.1	Support for the lwarx/stwcx. Instruction Pair.....	8-32
8.7.2	TLBISYNC Input	8-32
8.8	Little-Endian Mode.....	8-32

Chapter 9 PCI Bridge

9.1	Signals.....	9-3
9.2	Clocking.....	9-3
9.3	PCI Bridge Initialization.....	9-3
9.4	SDMA Interface.....	9-3
9.5	Interrupts from PCI Bridge	9-4

Contents

Paragraph Number	Title	Page Number
9.6	60x Bus Arbitration Priority	9-4
9.7	60x Bus Masters.....	9-4
9.8	CompactPCI Hot Swap Specification Support	9-5
9.9	PCI Interface	9-5
9.9.1	PCI Interface Operation	9-6
9.9.1.1	Bus Commands.....	9-6
9.9.1.2	PCI Protocol Fundamentals	9-7
9.9.1.2.1	Basic Transfer Control.....	9-8
9.9.1.2.2	Addressing	9-8
9.9.1.2.3	Byte Enable Signals.....	9-9
9.9.1.2.4	Bus Driving and Turnaround	9-9
9.9.1.3	Bus Transactions.....	9-9
9.9.1.3.1	Read and Write Transactions	9-9
9.9.1.3.2	Transaction Termination	9-11
9.9.1.4	Other Bus Operations	9-13
9.9.1.4.1	Device Selection	9-13
9.9.1.4.2	Fast Back-to-Back Transactions	9-14
9.9.1.4.3	Data Streaming	9-14
9.9.1.4.4	Host Mode Configuration Access.....	9-15
9.9.1.4.5	Agent Mode Configuration Access	9-16
9.9.1.4.6	Special Cycle Command	9-16
9.9.1.4.7	Interrupt Acknowledge	9-17
9.9.1.5	Error Functions	9-17
9.9.1.5.1	Parity.....	9-17
9.9.1.5.2	Error Reporting.....	9-18
9.9.2	PCI Bus Arbitration	9-19
9.9.2.1	Bus Parking.....	9-19
9.9.2.2	Arbitration Algorithm.....	9-19
9.9.2.3	Master Latency Timer.....	9-20
9.10	Address Map.....	9-21
9.10.1	Address Map Programming	9-24
9.10.2	Address Translation	9-24
9.10.2.1	PCI Inbound Translation.....	9-25
9.10.2.2	PCI Outbound Translation	9-26
9.10.3	SIU Registers	9-26
9.11	Configuration Registers	9-27
9.11.1	Memory-Mapped Configuration Registers.....	9-27
9.11.1.1	Message Unit (I2O) Registers	9-30
9.11.1.2	DMA Controller Registers.....	9-30
9.11.1.3	PCI Outbound Translation Address Registers (POTARx)	9-30
9.11.1.4	PCI Outbound Base Address Registers (POBARx)	9-31

Contents

Paragraph Number	Title	Page Number
9.11.1.5	PCI Outbound Comparison Mask Registers (POCMRx)	9-31
9.11.1.6	Discard Timer Control Register (PTCR)	9-32
9.11.1.7	General Purpose Control Register (GPCR)	9-33
9.11.1.8	PCI General Control Register (PCI_GCR)	9-35
9.11.1.9	Error Status Register (ESR)	9-35
9.11.1.10	Error Mask Register (EMR)	9-37
9.11.1.11	Error Control Register (ECR)	9-38
9.11.1.12	PCI Error Address Capture Register (PCI_EACR)	9-39
9.11.1.13	PCI Error Data Capture Register (PCI_EDCR)	9-40
9.11.1.14	PCI Error Control Capture Register (PCI_ECCR)	9-40
9.11.1.15	PCI Inbound Translation Address Registers (PITARx)	9-42
9.11.1.16	PCI Inbound Base Address Registers (PIBARx)	9-42
9.11.1.17	PCI Inbound Comparison Mask Registers (PICMRx)	9-43
9.11.2	PCI Bridge Configuration Registers	9-45
9.11.2.1	Vendor ID Register	9-46
9.11.2.2	Device ID Register	9-47
9.11.2.3	PCI Bus Command Register	9-47
9.11.2.4	PCI Bus Status Register	9-48
9.11.2.5	Revision ID Register	9-49
9.11.2.6	PCI Bus Programming Interface Register	9-50
9.11.2.7	Subclass Code Register	9-50
9.11.2.8	PCI Bus Base Class Code Register	9-51
9.11.2.9	PCI Bus Cache Line Size Register	9-51
9.11.2.10	PCI Bus Latency Timer Register	9-52
9.11.2.11	Header Type Register	9-52
9.11.2.12	BIST Control Register	9-53
9.11.2.13	PCI Bus Internal Memory-Mapped Registers Base Address Register (PIMMRBAR)	9-53
9.11.2.14	General Purpose Local Access Base Address Registers (GPLABARx)	9-54
9.11.2.15	Subsystem Vendor ID Register	9-55
9.11.2.16	Subsystem Device ID Register	9-56
9.11.2.17	PCI Bus Capabilities Pointer Register	9-56
9.11.2.18	PCI Bus Interrupt Line Register	9-56
9.11.2.19	PCI Bus Interrupt Pin Register	9-57
9.11.2.20	PCI Bus MIN GNT	9-57
9.11.2.21	PCI Bus MAX LAT	9-58
9.11.2.22	PCI Bus Function Register	9-58
9.11.2.23	PCI Bus Arbiter Configuration Register	9-59
9.11.2.24	PCI Hot Swap Register Block	9-60
9.11.2.25	PCI Hot Swap Control Status Register	9-61
9.11.2.26	PCI Configuration Register Access from the Core	9-62

Contents

Paragraph Number	Title	Page Number
9.11.2.27	PCI Configuration Register Access in Big-Endian Mode	9-62
9.11.2.27.1	Additional Information on Endianess	9-63
9.11.2.27.2	Notes on GPCR[LE_MODE]	9-63
9.11.2.28	Initializing the PCI Configuration Registers	9-64
9.12	Message Unit (I2O)	9-65
9.12.1	Message Registers.....	9-65
9.12.1.1	Inbound Message Registers (IMRx)	9-66
9.12.1.2	Outbound Message Registers (OMRx)	9-66
9.12.2	Door Bell Registers	9-67
9.12.2.1	Outbound Doorbell Register (ODR)	9-67
9.12.2.2	Inbound Doorbell Register (IDR)	9-68
9.12.3	I ₂ O Unit	9-69
9.12.3.1	PCI Configuration Identification	9-70
9.12.3.2	Inbound FIFOs	9-70
9.12.3.2.1	Inbound Free_FIFO Head Pointer Register (IFHPR) and Inbound Free_FIFO Tail Pointer Register (IFTPR)	9-71
9.12.3.2.2	Inbound Post_FIFO Head Pointer Register (IPHPR) and Inbound Post_FIFO Tail Pointer Register (IPTPR)	9-72
9.12.3.3	Outbound FIFOs	9-74
9.12.3.3.1	Outbound Free_FIFO Head Pointer Register (OFHPR) and Outbound Free_FIFO Tail Pointer Register (OFTPR)	9-74
9.12.3.3.2	Outbound Post_FIFO Head Pointer Register (OPHPR) and Outbound Post_FIFO Tail Pointer Register (OPTPR)	9-75
9.12.3.4	I2O Registers	9-77
9.12.3.4.1	Inbound FIFO Queue Port Register (IFQPR)	9-77
9.12.3.4.2	Outbound FIFO Queue Port Register (OFQPR)	9-78
9.12.3.4.3	Outbound Message Interrupt Status Register (OMISR)	9-78
9.12.3.4.4	Outbound Message Interrupt Mask Register (OMIMR)	9-79
9.12.3.4.5	Inbound Message Interrupt Status Register (IMISR)	9-80
9.12.3.4.6	Inbound Message Interrupt Mask Register (IMIMR)	9-82
9.12.3.4.7	Messaging Unit Control Register (MUCR)	9-83
9.12.3.4.8	Queue Base Address Register (QBAR)	9-84
9.13	DMA Controller.....	9-85
9.13.1	DMA Operation	9-85
9.13.1.1	DMA Direct Mode.....	9-86
9.13.1.2	DMA Chaining Mode	9-86
9.13.1.3	DMA Coherency.....	9-87
9.13.1.4	Halt and Error Conditions.....	9-87
9.13.1.5	DMA Transfer Types	9-87
9.13.1.6	DMA Registers	9-88
9.13.1.6.1	DMA Mode Register [0–3] (DMAMRx)	9-88

Contents

Paragraph Number	Title	Page Number
9.13.1.6.2	DMA Status Register [0–3] (DMASR _x)	9-90
9.13.1.6.3	DMA Current Descriptor Address Register [0–3] (DMACDAR _x)	9-91
9.13.1.6.4	DMA Source Address Register [0–3] (DMASAR _x)	9-92
9.13.1.6.5	DMA Destination Address Register [0–3] (DMADAR _x)	9-92
9.13.1.6.6	DMA Byte Count Register [0–3] (DMABCR _x)	9-93
9.13.1.6.7	DMA Next Descriptor Address Register [0–3] (DMANDAR _x)	9-94
9.13.2	DMA Segment Descriptors.....	9-95
9.13.2.1	Descriptor in Big Endian Mode.....	9-96
9.13.2.2	Descriptor in Little Endian Mode.....	9-97
9.14	Error Handling	9-97
9.14.1	Interrupt and Error Signals	9-97
9.14.1.1	PCI Bus Error Signals.....	9-97
9.14.1.1.1	System Error (<u>SERR</u>)	9-98
9.14.1.1.2	Parity Error (PERR).....	9-98
9.14.1.1.3	Error Reporting.....	9-98
9.14.1.2	Illegal Register Access Error	9-98
9.14.1.3	PCI Interface	9-98
9.14.1.3.1	Address Parity Error	9-99
9.14.1.3.2	Data Parity Error.....	9-99
9.14.1.3.3	Master-Abort Transaction Termination	9-99
9.14.1.3.4	Target-Abort Error	9-100
9.14.1.3.5	NMI	9-100
9.14.1.4	Embedded Utilities	9-100
9.14.1.4.1	Outbound Free Queue Overflow	9-100
9.14.1.4.2	Inbound Post Queue Overflow	9-100
9.14.1.4.3	Inbound DoorBell Machine Check.....	9-100

Chapter 10 Clocks and Power Control

10.1	Clock Unit.....	10-1
10.2	Clock Configuration	10-1
10.3	External Clock Inputs	10-1
10.4	Main PLL	10-2
10.4.1	PLL Block Diagram.....	10-2
10.4.2	Skew Elimination.....	10-3
10.4.3	PCI Bridge Clocking.....	10-3
10.4.3.1	PCI Bridge as an Agent Operating from the PCI System Clock	10-3
10.4.3.2	PCI Bridge as a Host and Generating the PCI System Clock.....	10-4
10.4.3.2.1	CPM CLOCK and PCI Frequency Equations	10-5
10.5	Clock Dividers	10-5

Contents

Paragraph Number	Title	Page Number
10.6	PowerQUICC II Internal Clock Signals	10-5
10.6.1	General System Clocks	10-5
10.7	PLL Pins	10-6
10.8	System Clock Control Register (SCCR).....	10-8
10.9	System Clock Mode Register (SCMR).....	10-9
10.10	Basic Power Structure.....	10-11

Chapter 11 Memory Controller

11.1	Features.....	11-3
11.2	Basic Architecture.....	11-4
11.2.1	Address and Address Space Checking.....	11-7
11.2.2	Page Hit Checking	11-7
11.2.3	Error Checking and Correction (ECC)	11-8
11.2.4	Parity Generation and Checking.....	11-8
11.2.5	Transfer Error Acknowledge (TEA) Generation	11-8
11.2.6	Machine Check Interrupt (MCP) Generation	11-8
11.2.7	Data Buffer Controls ($\overline{\text{BCTLx}}$ and $\overline{\text{LWR}}$)	11-9
11.2.8	Atomic Bus Operation	11-9
11.2.9	Data Pipelining	11-9
11.2.10	External Memory Controller Support.....	11-10
11.2.11	External Address Latch Enable Signal (ALE).....	11-10
11.2.12	ECC/Parity Byte Select (PBSE)	11-10
11.2.13	Partial Data Valid Indication (PSDVAL)	11-11
11.2.14	BADDR[27:31] Signal Connections	11-12
11.3	Register Descriptions.....	11-12
11.3.1	Base Registers (BR _x).....	11-13
11.3.2	Option Registers (OR _x)	11-15
11.3.3	60x SDRAM Mode Register (PSDMR)	11-20
11.3.4	Local Bus SDRAM Mode Register (LSDMR).....	11-23
11.3.5	Machine A/B/C Mode Registers (MxMR)	11-26
11.3.6	Memory Data Register (MDR).....	11-28
11.3.7	Memory Address Register (MAR)	11-29
11.3.8	60x Bus-Assigned UPM Refresh Timer (PURT).....	11-30
11.3.9	Local Bus-Assigned UPM Refresh Timer (LURT)	11-30
11.3.10	60x Bus-Assigned SDRAM Refresh Timer (PSRT).....	11-31
11.3.11	Local Bus-Assigned SDRAM Refresh Timer (LSRT)	11-31
11.3.12	Memory Refresh Timer Prescaler Register (MPTPR)	11-32
11.3.13	60x Bus Error Status and Control Registers (TESCR _x).....	11-33
11.3.14	Local Bus Error Status and Control Registers (L_TESCR _x)	11-33

Contents

Paragraph Number	Title	Page Number
11.4	SDRAM Machine	11-33
11.4.1	Supported SDRAM Configurations.....	11-35
11.4.2	SDRAM Power-On Initialization	11-35
11.4.3	JEDEC-Standard SDRAM Interface Commands	11-35
11.4.4	Page-Mode Support and Pipeline Accesses.....	11-36
11.4.5	Bank Interleaving	11-37
11.4.5.1	Using BNKSEL Signals in Single-PowerQUICC II Bus Mode.....	11-37
11.4.5.2	SDRAM Address Multiplexing (SDAM and BSMA).....	11-37
11.4.6	SDRAM Device-Specific Parameters.....	11-38
11.4.6.1	Precharge-to-Activate Interval.....	11-39
11.4.6.2	Activate to Read/Write Interval	11-39
11.4.6.3	Column Address to First Data Out—CAS Latency.....	11-40
11.4.6.4	Last Data Out to Precharge.....	11-41
11.4.6.5	Last Data In to Precharge—Write Recovery	11-41
11.4.6.6	Refresh Recovery Interval (RFRC)	11-42
11.4.6.7	External Address Multiplexing Signal.....	11-42
11.4.6.8	External Address and Command Buffers (BUFCMD).....	11-42
11.4.7	SDRAM Interface Timing	11-43
11.4.8	SDRAM Read/Write Transactions.....	11-46
11.4.9	SDRAM Mode-Set Command Timing	11-47
11.4.10	SDRAM Refresh.....	11-47
11.4.11	SDRAM Refresh Timing	11-48
11.4.12	SDRAM Configuration Examples	11-48
11.4.12.1	SDRAM Configuration Example (Page-Based Interleaving).....	11-49
11.4.13	SDRAM Configuration Example (Bank-Based Interleaving).....	11-50
11.5	General-Purpose Chip-Select Machine (GPCM).....	11-51
11.5.1	Timing Configuration	11-53
11.5.1.1	Chip-Select Assertion Timing	11-53
11.5.1.2	Chip-Select and Write Enable Deassertion Timing	11-54
11.5.1.3	Relaxed Timing.....	11-56
11.5.1.4	Output Enable (OE) Timing	11-58
11.5.1.5	Programmable Wait State Configuration	11-58
11.5.1.6	Extended Hold Time on Read Accesses	11-59
11.5.2	External Access Termination	11-61
11.5.3	Boot Chip-Select Operation.....	11-62
11.5.4	Differences between MPC8xx's GPCM and MPC82xx's GPCM.....	11-63
11.6	User-Programmable Machines (UPMs).....	11-63
11.6.1	Requests	11-64
11.6.1.1	Memory Access Requests.....	11-66
11.6.1.2	UPM Refresh Timer Requests	11-66
11.6.1.3	Software Requests—run Command	11-67

Contents

Paragraph Number	Title	Page Number
11.6.1.4	Exception Requests.....	11-67
11.6.2	Programming the UPMs	11-67
11.6.3	Clock Timing	11-67
11.6.4	The RAM Array.....	11-69
11.6.4.1	RAM Words.....	11-70
11.6.4.1.1	Chip-Select Signals (CxTx).....	11-74
11.6.4.1.2	Byte-Select Signals (BxTx).....	11-75
11.6.4.1.3	General-Purpose Signals (GxTx, GOx).....	11-76
11.6.4.1.4	Loop Control.....	11-76
11.6.4.1.5	Repeat Execution of Current RAM Word (REDO)	11-76
11.6.4.2	Address Multiplexing	11-77
11.6.4.3	Data Valid and Data Sample Control.....	11-77
11.6.4.4	Signals Negation.....	11-78
11.6.4.5	The Wait Mechanism	11-78
11.6.4.6	Extended Hold Time on Read Accesses	11-79
11.6.5	UPM DRAM Configuration Example	11-79
11.6.6	Differences between MPC8xx UPM and MPC82xx UPM	11-80
11.7	Memory System Interface Example Using UPM	11-81
11.7.0.1	EDO Interface Example.....	11-92
11.8	Handling Devices with Slow or Variable Access Times.....	11-101
11.8.1	Hierarchical Bus Interface Example	11-101
11.8.2	Slow Devices Example	11-101
11.9	External Master Support (60x-Compatible Mode)	11-101
11.9.1	60x-Compatible External Masters (non-PowerQUICC II).....	11-102
11.9.2	PowerQUICC II External Masters	11-102
11.9.3	Extended Controls in 60x-Compatible Mode	11-102
11.9.4	Address Incrementing for External Bursting Masters	11-102
11.9.5	External Masters Timing.....	11-103
11.9.5.1	Example of External Master Using the SDRAM Machine	11-105

Chapter 12 Secondary (L2) Cache Support

12.1	L2 Cache Configurations	12-1
12.1.1	Copy-Back Mode.....	12-1
12.1.2	Write-Through Mode	12-2
12.1.3	ECC/Parity Mode.....	12-4
12.2	L2 Cache Interface Parameters	12-6
12.3	System Requirements When Using the L2 Cache Interface.....	12-7
12.4	L2 Cache Operation	12-7
12.5	Timing Example.....	12-7

Contents

Paragraph Number	Title	Page Number
Chapter 13		
IEEE 1149.1 Test Access Port		
13.1	Overview.....	13-1
13.2	TAP Controller.....	13-2
13.3	Boundary Scan Register.....	13-3
13.4	Instruction Register.....	13-5
13.5	PowerQUICC II Restrictions.....	13-7
13.6	Nonscan Chain Operation.....	13-7

Chapter 14 **Communications Processor Module Overview**

14.1	Features.....	14-1
14.2	PowerQUICC II Serial Configurations.....	14-3
14.3	Communications Processor (CP).....	14-4
14.3.1	CPM Performance Evaluation.....	14-4
14.3.2	Features.....	14-4
14.3.3	CP Block Diagram.....	14-5
14.3.4	G2 Core Interface.....	14-6
14.3.5	Peripheral Interface.....	14-7
14.3.6	Execution from RAM.....	14-8
14.3.7	RISC Controller Configuration Register (RCCR).....	14-8
14.3.8	RISC Time-Stamp Control Register (RTSCR).....	14-11
14.3.9	RISC Time-Stamp Register (RTSR).....	14-11
14.3.10	RISC Microcode Revision Number.....	14-12
14.4	Command Set.....	14-12
14.4.1	CP Command Register (CPCR).....	14-13
14.4.1.1	CP Commands.....	14-14
14.4.2	Command Register Example.....	14-17
14.4.3	Command Execution Latency.....	14-17
14.5	Dual-Port RAM.....	14-17
14.5.1	Buffer Descriptors (BDs).....	14-20
14.5.2	Parameter RAM.....	14-20
14.6	RISC Timer Tables.....	14-22
14.6.1	RISC Timer Table Parameter RAM.....	14-22
14.6.2	RISC Timer Command Register (TM_CMD).....	14-24
14.6.3	RISC Timer Table Entries.....	14-24
14.6.4	RISC Timer Event Register (RTER)/Mask Register (RTMR).....	14-24
14.6.5	set timer Command.....	14-25
14.6.6	RISC Timer Initialization Sequence.....	14-25

Contents

Paragraph Number	Title	Page Number
14.6.7	RISC Timer Initialization Example	14-26
14.6.8	RISC Timer Interrupt Handling	14-26
14.6.9	RISC Timer Table Scan Algorithm.....	14-26
14.6.10	Using the RISC Timers to Track CP Loading	14-27

Chapter 15 Serial Interface with Time-Slot Assigner

15.1	Features	15-3
15.2	Overview.....	15-4
15.3	Enabling Connections to TSA	15-7
15.4	Serial Interface RAM.....	15-8
15.4.1	One Multiplexed Channel with Static Frames	15-9
15.4.2	One Multiplexed Channel with Dynamic Frames	15-9
15.4.3	Programming S1x RAM Entries	15-10
15.4.4	S1x RAM Programming Example.....	15-14
15.4.5	Static and Dynamic Routing	15-14
15.5	Serial Interface Registers	15-17
15.5.1	SI Global Mode Registers (S1xGMR)	15-17
15.5.2	SI Mode Registers (S1xMR)	15-17
15.5.3	S1x RAM Shadow Address Registers (S1xRSR)	15-23
15.5.4	SI Command Register (S1xCMDR).....	15-24
15.5.5	SI Status Registers (S1xSTR).....	15-25
15.6	Serial Interface IDL Interface Support	15-25
15.6.1	IDL Interface Example	15-26
15.6.2	IDL Interface Programming.....	15-29
15.7	Serial Interface GCI Support	15-30
15.7.1	SI GCI Activation/Deactivation Procedure	15-32
15.7.2	Serial Interface GCI Programming	15-32
15.7.2.1	Normal Mode GCI Programming.....	15-32
15.7.2.2	SCIT Programming.....	15-33

Chapter 16 CPM Multiplexing

16.1	Features	16-2
16.2	Enabling Connections to TSA or NMSI.....	16-3
16.3	NMSI Configuration	16-4
16.4	CMX Registers	16-7
16.4.1	CMX UTOPIA Address Register (CMXUAR)	16-7
16.4.2	CMX S11 Clock Route Register (CMXS11CR).....	16-12

Contents

Paragraph Number	Title	Page Number
16.4.3	CMX SI2 Clock Route Register (CMXSI2CR).....	16-12
16.4.4	CMX FCC Clock Route Register (CMXFCR).....	16-13
16.4.5	CMX SCC Clock Route Register (CMXSCR).....	16-16
16.4.6	CMX SMC Clock Route Register (CMXSMR).....	16-19

Chapter 17 Baud-Rate Generators (BRGs)

17.1	BRG Configuration Registers 1–8 (BRGCx)	17-2
17.2	Autobaud Operation on a UART	17-4
17.3	UART Baud Rate Examples	17-5

Chapter 18 Timers

18.1	Features	18-1
18.2	General-Purpose Timer Units	18-2
18.2.1	Cascaded Mode	18-3
18.2.2	Timer Global Configuration Registers (TGCR1 and TGCR2).....	18-3
18.2.3	Timer Mode Registers (TMR1–TMR4).....	18-5
18.2.4	Timer Reference Registers (TRR1–TRR4)	18-6
18.2.5	Timer Capture Registers (TCR1–TCR4)	18-7
18.2.6	Timer Counters (TCN1–TCN4).....	18-7
18.2.7	Timer Event Registers (TER1–TER4).....	18-7

Chapter 19 SDMA Channels and IDMA Emulation

19.1	SDMA Bus Arbitration and Bus Transfers	19-2
19.2	SDMA Registers	19-3
19.2.1	SDMA Status Register (SDSR)	19-3
19.2.2	SDMA Mask Register (SDMR).....	19-4
19.2.3	SDMA Transfer Error Address Registers (PDTEA and LDTEA).....	19-4
19.2.4	SDMA Transfer Error MSNUM Registers (PDTEM and LDTEM)	19-4
19.3	IDMA Emulation	19-5
19.4	IDMA Features	19-5
19.5	IDMA Transfers	19-6
19.5.1	Memory-to-Memory Transfers	19-6
19.5.1.1	External Request Mode.....	19-8
19.5.1.2	Normal Mode.....	19-9
19.5.1.3	Working with a PCI Bus	19-9

Contents

Paragraph Number	Title	Page Number
19.5.2	Memory to/from Peripheral Transfers	19-9
19.5.2.1	Dual-Address Transfers	19-10
19.5.2.1.1	Peripheral to Memory	19-10
19.5.2.1.2	Memory to Peripheral	19-10
19.5.2.2	Single Address (Fly-By) Transfers	19-10
19.5.2.2.1	Peripheral-to-Memory Fly-By Transfers	19-11
19.5.2.2.2	Memory-to-Peripheral Fly-By Transfers	19-11
19.5.3	Controlling 60x Bus Bandwidth	19-11
19.5.4	PCI Burst Length and Latency Control	19-12
19.6	IDMA Priorities	19-13
19.7	IDMA Interface Signals	19-13
19.7.1	DREQ _x and DACK _x	19-13
19.7.1.1	Level-Sensitive Mode	19-14
19.7.1.2	Edge-Sensitive Mode	19-15
19.7.2	DONE _x	19-15
19.8	IDMA Operation	19-16
19.8.1	Auto Buffer and Buffer Chaining	19-16
19.8.2	IDMA _x Parameter RAM	19-17
19.8.2.1	DMA Channel Mode (DCM)	19-19
19.8.2.2	Data Transfer Types as Programmed in DCM	19-21
19.8.2.3	Programming DTS and STS	19-22
19.8.3	IDMA Performance	19-23
19.8.4	IDMA Event Register (IDSR) and Mask Register (IDMR)	19-24
19.8.5	IDMA BDs	19-24
19.9	IDMA Commands	19-27
19.9.1	start_idma Command	19-27
19.9.2	stop_idma Command	19-28
19.10	IDMA Bus Exceptions	19-28
19.10.1	Externally Recognizing IDMA Operand Transfers	19-29
19.11	Programming the Parallel I/O Registers	19-29
19.12	IDMA Programming Examples	19-30
19.12.1	Peripheral-to-Memory Mode (60x Bus to Local Bus)—IDMA2	19-30
19.12.2	Memory-to-Peripheral Fly-By Mode—IDMA3	19-32
19.12.3	Memory-to-Memory (PCI Bus to 60x Bus)—IDMA1	19-33

Chapter 20 Serial Communications Controllers (SCCs)

20.1	Features	20-2
20.1.1	The General SCC Mode Registers (GSMR1–GSMR4)	20-3
20.1.2	Protocol-Specific Mode Register (PSMR)	20-9

Contents

Paragraph Number	Title	Page Number
20.1.3	Data Synchronization Register (DSR).....	20-9
20.1.4	Transmit-on-Demand Register (TODR).....	20-10
20.2	SCC Buffer Descriptors (BDs).....	20-10
20.3	SCC Parameter RAM.....	20-13
20.3.1	SCC Base Addresses.....	20-14
20.3.2	Function Code Registers (RFCR and TFCR).....	20-15
20.3.3	Handling SCC Interrupts.....	20-16
20.3.4	Initializing the SCCs.....	20-17
20.3.5	Controlling SCC Timing with RTS, CTS, and CD.....	20-17
20.3.5.1	Synchronous Protocols.....	20-17
20.3.5.2	Asynchronous Protocols.....	20-20
20.3.6	Digital Phase-Locked Loop (DPLL) Operation.....	20-21
20.3.6.1	Encoding Data with a DPLL.....	20-23
20.3.7	Reconfiguring the SCCs.....	20-24
20.3.7.1	General Reconfiguration Sequence for an SCC Transmitter.....	20-24
20.3.7.2	Reset Sequence for an SCC Transmitter.....	20-25
20.3.7.3	General Reconfiguration Sequence for an SCC Receiver.....	20-25
20.3.7.4	Reset Sequence for an SCC Receiver.....	20-25
20.3.7.5	Switching Protocols.....	20-25
20.3.8	Saving Power.....	20-25

Chapter 21 SCC UART Mode

21.1	Features.....	21-2
21.2	Normal Asynchronous Mode.....	21-2
21.3	Synchronous Mode.....	21-3
21.4	SCC UART Parameter RAM.....	21-3
21.5	Data-Handling Methods: Character- or Message-Based.....	21-5
21.6	Error and Status Reporting.....	21-5
21.7	SCC UART Commands.....	21-6
21.8	Multidrop Systems and Address Recognition.....	21-6
21.9	Receiving Control Characters.....	21-7
21.10	Hunt Mode (Receiver).....	21-9
21.11	Inserting Control Characters into the Transmit Data Stream.....	21-9
21.12	Sending a Break (Transmitter).....	21-10
21.13	Sending a Preamble (Transmitter).....	21-10
21.14	Fractional Stop Bits (Transmitter).....	21-10
21.15	Handling Errors in the SCC UART Controller.....	21-11
21.16	UART Mode Register (PSMR).....	21-12
21.17	SCC UART Receive Buffer Descriptor (RxBD).....	21-14

Contents

Paragraph Number	Title	Page Number
21.18	SCC UART Transmit Buffer Descriptor (TxBD)	21-18
21.19	SCC UART Event Register (SCCE) and Mask Register (SCCM)	21-19
21.20	SCC UART Status Register (SCCS).....	21-21
21.21	SCC UART Programming Example	21-22
21.22	S-Records Loader Application.....	21-23

Chapter 22 SCC HDLC Mode

22.1	SCC HDLC Features	22-1
22.2	SCC HDLC Channel Frame Transmission	22-2
22.3	SCC HDLC Channel Frame Reception	22-2
22.4	SCC HDLC Parameter RAM.....	22-3
22.5	Programming the SCC in HDLC Mode.....	22-4
22.6	SCC HDLC Commands.....	22-5
22.7	Handling Errors in the SCC HDLC Controller.....	22-5
22.8	HDLC Mode Register (PSMR).....	22-7
22.9	SCC HDLC Receive Buffer Descriptor (RxBD)	22-8
22.10	SCC HDLC Transmit Buffer Descriptor (TxBD).....	22-11
22.11	HDLC Event Register (SCCE)/HDLC Mask Register (SCCM)	22-12
22.12	SCC HDLC Status Register (SCCS).....	22-14
22.13	SCC HDLC Programming Examples	22-14
22.14	SCC HDLC Programming Example #1	22-14
22.14.1	SCC HDLC Programming Example #2.....	22-16
22.15	HDLC Bus Mode with Collision Detection.....	22-16
22.15.1	HDLC Bus Features.....	22-18
22.15.2	Accessing the HDLC Bus	22-18
22.15.3	Increasing Performance	22-19
22.15.4	Delayed RTS Mode.....	22-20
22.15.5	Using the Time-Slot Assigner (TSA)	22-21
22.15.6	HDLC Bus Protocol Programming.....	22-22
22.15.6.1	Programming GSMR and PSMR for the HDLC Bus Protocol	22-22
22.15.6.2	HDLC Bus Controller Programming Example.....	22-22

Chapter 23 SCC BISYNC Mode

23.1	Features	23-2
23.2	SCC BISYNC Channel Frame Transmission	23-2
23.3	SCC BISYNC Channel Frame Reception	23-3
23.4	SCC BISYNC Parameter RAM	23-3

Contents

Paragraph Number	Title	Page Number
23.5	SCC BISYNC Commands	23-4
23.6	SCC BISYNC Control Character Recognition	23-5
23.7	BISYNC SYNC Register (BSYNC).....	23-7
23.8	SCC BISYNC DLE Register (BDLE)	23-8
23.9	Sending and Receiving the Synchronization Sequence	23-9
23.10	Handling Errors in the SCC BISYNC	23-9
23.11	BISYNC Mode Register (PSMR).....	23-10
23.12	SCC BISYNC Receive BD (RxBD)	23-12
23.13	SCC BISYNC Transmit BD (TxBD).....	23-14
23.14	BISYNC Event Register (SCCE)/BISYNC Mask Register (SCCM).....	23-15
23.15	SCC Status Registers (SCCS).....	23-16
23.16	Programming the SCC BISYNC Controller	23-17
23.17	SCC BISYNC Programming Example	23-18

Chapter 24 SCC Transparent Mode

24.1	Features	24-1
24.2	SCC Transparent Channel Frame Transmission Process	24-2
24.3	SCC Transparent Channel Frame Reception Process	24-2
24.4	Achieving Synchronization in Transparent Mode	24-3
24.4.1	Synchronization in NMSI Mode.....	24-3
24.4.1.1	In-Line Synchronization Pattern.....	24-3
24.4.1.2	External Synchronization Signals.....	24-3
24.4.1.2.1	External Synchronization Example	24-4
24.4.1.3	Transparent Mode without Explicit Synchronization	24-5
24.4.2	Synchronization and the TSA	24-5
24.4.2.1	Inline Synchronization Pattern	24-5
24.4.2.2	Inherent Synchronization.....	24-5
24.4.3	End of Frame Detection	24-5
24.5	CRC Calculation in Transparent Mode.....	24-6
24.6	SCC Transparent Parameter RAM.....	24-6
24.7	SCC Transparent Commands.....	24-6
24.8	Handling Errors in the Transparent Controller	24-7
24.9	Transparent Mode and the PSMR.....	24-8
24.10	SCC Transparent Receive Buffer Descriptor (RxBD)	24-8
24.11	SCC Transparent Transmit Buffer Descriptor (TxBD).....	24-10
24.12	SCC Transparent Event Register (SCCE)/Mask Register (SCCM).....	24-11
24.13	SCC Status Register in Transparent Mode (SCCS)	24-12
24.14	SCC2 Transparent Programming Example.....	24-12

Contents

Paragraph Number	Title	Page Number
Chapter 25		
SCC Ethernet Mode		
25.1	Ethernet on the PowerQUICC II.....	25-1
25.2	Features.....	25-2
25.3	Connecting the PowerQUICC II to Ethernet	25-4
25.4	SCC Ethernet Channel Frame Transmission	25-5
25.5	SCC Ethernet Channel Frame Reception.....	25-6
25.6	The Content-Addressable Memory (CAM) Interface.....	25-6
25.7	SCC Ethernet Parameter RAM.....	25-7
25.8	Programming the Ethernet Controller.....	25-9
25.9	SCC Ethernet Commands	25-9
25.10	SCC Ethernet Address Recognition.....	25-11
25.11	Hash Table Algorithm.....	25-12
25.12	Interpacket Gap Time.....	25-12
25.13	Handling Collisions	25-12
25.14	Internal and External Loopback.....	25-13
25.15	Full-Duplex Ethernet Support.....	25-13
25.16	Handling Errors in the Ethernet Controller.....	25-13
25.17	Ethernet Mode Register (PSMR).....	25-14
25.18	SCC Ethernet Receive BD.....	25-16
25.19	SCC Ethernet Transmit Buffer Descriptor.....	25-18
25.20	SCC Ethernet Event Register (SCCE)/Mask Register (SCCM).....	25-20
25.21	SCC Ethernet Programming Example	25-22
Chapter 26		
SCC AppleTalk Mode		
26.1	Operating the LocalTalk Bus	26-1
26.2	Features.....	26-2
26.3	Connecting to AppleTalk	26-2
26.4	Programming the SCC in AppleTalk Mode.....	26-3
26.4.1	Programming the GSMR	26-3
26.4.2	Programming the PSMR.....	26-4
26.4.3	Programming the TODR.....	26-4
26.4.4	SCC AppleTalk Programming Example.....	26-4

Contents

Paragraph Number	Title	Page Number
Chapter 27		
Serial Management Controllers (SMCs)		
27.1	Features	27-2
27.2	Common SMC Settings and Configurations	27-2
27.2.1	SMC Mode Registers (SMCMR1/SMCMR2).....	27-2
27.2.2	SMC Buffer Descriptor Operation.....	27-4
27.2.3	SMC Parameter RAM.....	27-5
27.2.3.1	SMC Function Code Registers (RFCR/TFCR)	27-8
27.2.4	Disabling SMCs On-the-Fly	27-8
27.2.4.1	SMC Transmitter Full Sequence.....	27-9
27.2.4.2	SMC Transmitter Shortcut Sequence	27-9
27.2.4.3	SMC Receiver Full Sequence	27-9
27.2.4.4	SMC Receiver Shortcut Sequence.....	27-9
27.2.4.5	Switching Protocols	27-9
27.2.5	Saving Power	27-10
27.2.6	Handling Interrupts in the SMC.....	27-10
27.3	SMC in UART Mode	27-10
27.3.1	Features	27-11
27.3.2	SMC UART Channel Transmission Process	27-11
27.3.3	SMC UART Channel Reception Process.....	27-11
27.3.4	Programming the SMC UART Controller	27-11
27.3.5	SMC UART Transmit and Receive Commands	27-12
27.3.6	Sending a Break	27-12
27.3.7	Sending a Preamble	27-13
27.3.8	Handling Errors in the SMC UART Controller	27-13
27.3.9	SMC UART RxBD	27-13
27.3.10	SMC UART TxBD	27-17
27.3.11	SMC UART Event Register (SMCE)/Mask Register (SMCM)	27-18
27.3.12	SMC UART Controller Programming Example.....	27-19
27.4	SMC in Transparent Mode.....	27-20
27.4.1	Features	27-20
27.4.2	SMC Transparent Channel Transmission Process	27-21
27.4.3	SMC Transparent Channel Reception Process	27-21
27.4.4	Using SMSYN for Synchronization	27-22
27.4.5	Using the Time-Slot Assigner (TSA) for Synchronization.....	27-23
27.4.6	SMC Transparent Commands.....	27-25
27.4.7	Handling Errors in the SMC Transparent Controller.....	27-25
27.4.8	SMC Transparent RxBD.....	27-26
27.4.9	SMC Transparent TxBD	27-27
27.4.10	SMC Transparent Event Register (SMCE)/Mask Register (SMCM).....	27-28

Contents

Paragraph Number	Title	Page Number
27.4.11	SMC Transparent NMSI Programming Example.....	27-29
27.5	The SMC in GCI Mode	27-30
27.5.1	SMC GCI Parameter RAM.....	27-30
27.5.2	Handling the GCI Monitor Channel	27-31
27.5.2.1	SMC GCI Monitor Channel Transmission Process	27-31
27.5.2.2	SMC GCI Monitor Channel Reception Process	27-31
27.5.3	Handling the GCI C/I Channel	27-32
27.5.3.1	SMC GCI C/I Channel Transmission Process	27-32
27.5.3.2	SMC GCI C/I Channel Reception Process	27-32
27.5.4	SMC GCI Commands.....	27-32
27.5.5	SMC GCI Monitor Channel RxBD	27-32
27.5.6	SMC GCI Monitor Channel TxBD.....	27-33
27.5.7	SMC GCI C/I Channel RxBD	27-33
27.5.8	SMC GCI C/I Channel TxBD.....	27-34
27.5.9	SMC GCI Event Register (SMCE)/Mask Register (SMCM).....	27-34

Chapter 28 Multi-Channel Controllers (MCCs)

28.1	MCC Operation Overview.....	28-2
28.1.1	MCC Data Structure Organization.....	28-2
28.2	Global MCC Parameters	28-4
28.3	Channel-Specific Parameters	28-5
28.3.1	Channel-Specific HDLC Parameters	28-5
28.3.1.1	Internal Transmitter State (TSTATE)—HDLC Mode	28-7
28.3.1.2	Interrupt Mask (INTMSK)—HDLC Mode	28-8
28.3.1.3	Channel Mode Register (CHAMR)—HDLC Mode.....	28-8
28.3.1.4	Internal Receiver State (RSTATE)—HDLC Mode	28-10
28.3.2	Channel-Specific Transparent Parameters	28-11
28.3.2.1	Internal Transmitter State (TSTATE)—Transparent Mode	28-12
28.3.2.2	Interrupt Mask (INTMSK)—Transparent Mode	28-12
28.3.2.3	Channel Mode Register (CHAMR)—Transparent Mode.....	28-13
28.3.2.4	Internal Receiver State (RSTATE)—Transparent Mode	28-14
28.3.3	MCC Parameters for AAL1 CES Usage.....	28-14
28.3.3.1	Channel-Specific Parameters—AAL1 CES	28-15
28.3.3.1.1	Interrupt Circular Table Entry and Interrupt Mask (INTMSK)—AAL1 CES	28-15
28.3.3.2	Channel Mode Register (CHAMR)—AAL1 CES	28-15
28.3.4	Channel-Specific SS7 Parameters	28-17
28.3.4.1	Extended Channel Mode Register (ECHAMR)—SS7 Mode.....	28-21
28.3.4.2	Signal Unit Error Monitor (SUERM)—SS7 Mode	28-23
28.3.4.2.1	SUERM in Japanese SS7.....	28-23

Contents

Paragraph Number	Title	Page Number
28.3.4.3	SS7 Configuration Register—SS7 Mode	28-24
28.3.4.3.1	AERM Implementation	28-25
28.3.4.3.2	AERM in Japanese SS7	28-25
28.3.4.3.3	Disabling SUERM	28-26
28.3.4.4	SU Filtering—SS7 Mode.....	28-26
28.3.4.4.1	Comparison Mask.....	28-26
28.3.4.4.2	Comparison State Machine.....	28-26
28.3.4.4.3	Filtering Limitations	28-27
28.3.4.4.4	Resetting the SU Filtering Mechanism.....	28-27
28.3.4.5	Octet Counting Mode—SS7 Mode.....	28-28
28.4	Channel Extra Parameters.....	28-28
28.5	Superchannels	28-29
28.5.1	Superchannel Table.....	28-29
28.5.2	Superchannels and Receiving	28-30
28.5.3	Transparent Slot Synchronization.....	28-30
28.5.4	Superchannelling Programming Examples.....	28-30
28.6	MCC Configuration Registers (MCCFx)	28-33
28.7	MCC Commands	28-34
28.8	MCC Exceptions.....	28-35
28.8.1	MCC Event Register (MCCE)/Mask Register (MCCM)	28-37
28.8.1.1	Interrupt Circular Table Entry	28-38
28.8.1.2	Global Transmitter Underrun (GUN)	28-40
28.8.1.2.1	TDM Clock.....	28-40
28.8.1.2.2	Synchronization Pulse	28-40
28.8.1.2.3	SIRAM Programming.....	28-41
28.8.1.2.4	MCC Initialization	28-41
28.8.1.2.5	CPM Bandwidth	28-41
28.8.1.2.6	CPM Priority.....	28-42
28.8.1.2.7	Bus Latency	28-42
28.8.1.3	Recovery from GUN Errors.....	28-42
28.8.1.4	Global Overrun (GOV).....	28-43
28.9	MCC Buffer Descriptors.....	28-43
28.9.1	Receive Buffer Descriptor (RxBD)	28-43
28.9.2	Transmit Buffer Descriptor (TxBD)	28-45
28.10	MCC Initialization and Start/Stop Sequence	28-47
28.10.1	Stopping and Restarting a Single-Channel	28-48
28.10.2	Stopping and Restarting a Superchannel	28-49
28.11	MCC Latency and Performance	28-49

Contents

Paragraph Number	Title	Page Number
Chapter 29		
Fast Communications Controllers (FCCs)		
29.1	Overview	29-1
29.2	General FCC Mode Registers (GFMRx)	29-3
29.3	FCC Protocol-Specific Mode Registers (FPSMRx)	29-7
29.4	FCC Data Synchronization Registers (FDSRx)	29-8
29.5	FCC Transmit-on-Demand Registers (FTODRx)	29-8
29.6	FCC Buffer Descriptors	29-9
29.7	FCC Parameter RAM	29-11
29.7.1	FCC Function Code Registers (FCRx)	29-13
29.8	Interrupts from the FCCs	29-14
29.8.1	FCC Event Registers (FCCEx)	29-14
29.8.2	FCC Mask Registers (FCCMx)	29-15
29.8.3	FCC Status Registers (FCCSx)	29-15
29.9	FCC Initialization	29-15
29.10	FCC Interrupt Handling	29-16
29.10.1	FCC Transmit Errors	29-16
29.10.1.1	Re-Initialization Procedure	29-16
29.10.1.2	Recovery Sequence	29-17
29.10.1.3	Adjusting Transmitter BD Handling	29-17
29.11	FCC Timing Control	29-17
29.12	Disabling the FCCs On-the-Fly	29-20
29.12.1	FCC Transmitter Full Sequence	29-21
29.12.2	FCC Transmitter Shortcut Sequence	29-21
29.12.3	FCC Receiver Full Sequence	29-21
29.12.4	FCC Receiver Shortcut Sequence	29-21
29.12.5	Switching Protocols	29-22
29.13	Saving Power	29-22

Chapter 30

ATM Controller and AAL0, AAL1, and AAL5

30.1	Features	30-1
30.2	ATM Controller Overview	30-4
30.2.1	Transmitter Overview	30-5
30.2.1.1	AAL5 Transmitter Overview	30-5
30.2.1.2	AAL1 Transmitter Overview	30-5
30.2.1.2.1	AAL1 CES Transmitter Overview	30-6
30.2.1.3	AAL0 Transmitter Overview	30-6

Contents

Paragraph Number	Title	Page Number
30.2.1.4	AAL2 Transmitter Overview	30-6
30.2.1.5	Transmit External Rate and Internal Rate Modes	30-6
30.2.2	Receiver Overview	30-6
30.2.2.1	AAL5 Receiver Overview	30-7
30.2.2.2	AAL1 Receiver Overview	30-7
30.2.2.2.1	AAL1 CES Receiver Overview	30-8
30.2.2.3	AAL0 Receiver Overview	30-8
30.2.2.4	AAL2 Receiver Overview	30-8
30.2.3	Performance Monitoring	30-8
30.2.4	ABR Flow Control	30-8
30.3	ATM Pace Control (APC) Unit	30-8
30.3.1	APC Modes and ATM Service Types	30-8
30.3.2	APC Unit Scheduling Mechanism	30-9
30.3.3	Determining the Scheduling Table Size	30-10
30.3.3.1	Determining the Cells Per Slot (CPS) in a Scheduling Table	30-10
30.3.3.2	Determining the Number of Slots in a Scheduling Table	30-10
30.3.4	Determining the Time-Slot Scheduling Rate of a Channel	30-11
30.3.5	ATM Traffic Type	30-11
30.3.5.1	Peak Cell Rate Traffic Type	30-11
30.3.5.2	Determining the PCR Traffic Type Parameters	30-11
30.3.5.3	Peak and Sustain Traffic Type (VBR)	30-12
30.3.5.3.1	Example for Using VBR Traffic Parameters	30-12
30.3.5.3.2	Handling the Cell Loss Priority (CLP)—VBR Type 1 and 2	30-13
30.3.5.4	Peak and Minimum Cell Rate Traffic Type (UBR+)	30-13
30.3.6	Determining the Priority of an ATM Channel	30-13
30.4	VCI/VPI Address Lookup Mechanism	30-13
30.4.1	External CAM Lookup	30-14
30.4.2	Address Compression	30-15
30.4.2.1	VP-Level Address Compression Table (VPLT)	30-16
30.4.2.2	VC-Level Address Compression Tables (VCLTs)	30-17
30.4.3	Misinserted Cells	30-18
30.4.4	Receive Raw Cell Queue	30-18
30.5	Available Bit Rate (ABR) Flow Control	30-19
30.5.1	The ABR Model	30-20
30.5.1.1	ABR Flow Control Source End-System Behavior	30-20
30.5.1.2	ABR Flow Control Destination End-System Behavior	30-21
30.5.1.3	ABR Flowcharts	30-21
30.5.2	RM Cell Structure	30-25
30.5.2.1	RM Cell Rate Representation	30-26
30.5.3	ABR Flow Control Setup	30-27
30.6	OAM Support	30-27

Contents

Paragraph Number	Title	Page Number
30.6.1	ATM-Layer OAM Definitions	30-27
30.6.2	Virtual Path (F4) Flow Mechanism	30-28
30.6.3	Virtual Channel (F5) Flow Mechanism	30-28
30.6.4	Receiving OAM F4 or F5 Cells	30-28
30.6.5	Transmitting OAM F4 or F5 Cells	30-28
30.6.6	Performance Monitoring	30-29
30.6.6.1	Running a Performance Block Test	30-30
30.6.6.2	PM Block Monitoring	30-30
30.6.6.3	PM Block Generation	30-31
30.6.6.4	BRC Performance Calculations	30-32
30.7	User-Defined Cells (UDC)	30-32
30.7.1	UDC Extended Address Mode (UEAD)	30-32
30.8	ATM Layer Statistics	30-33
30.9	ATM-to-TDM Interworking	30-33
30.9.1	Automatic Data Forwarding	30-33
30.9.2	Using Interrupts in Automatic Data Forwarding	30-34
30.9.3	Timing Issues	30-35
30.9.4	Clock Synchronization (SRTS and Adaptive FIFOs)	30-35
30.9.5	Mapping TDM Time Slots to VCs	30-35
30.9.6	CAS Support	30-35
30.9.7	Trunk Condition	30-36
30.9.8	ATM-to-ATM Data Forwarding	30-36
30.10	ATM Memory Structure	30-36
30.10.1	Parameter RAM	30-36
30.10.1.1	Determining UEAD_OFFSET (UEAD Mode Only)	30-39
30.10.1.2	VCI Filtering (VCIF)	30-39
30.10.1.3	Global Mode Entry (GMODE)	30-40
30.10.2	Connection Tables (RCT, TCT, and TCTE)	30-41
30.10.2.1	ATM Channel Code	30-41
30.10.2.2	Receive Connection Table (RCT)	30-42
30.10.2.2.1	AAL5 Protocol-Specific RCT	30-45
30.10.2.2.2	AAL5-ABR Protocol-Specific RCT	30-46
30.10.2.2.3	AAL1 Protocol-Specific RCT	30-47
30.10.2.2.4	AAL0 Protocol-Specific RCT	30-49
30.10.2.2.5	AAL1 CES Protocol-Specific RCT	30-50
30.10.2.2.6	AAL2 Protocol-Specific RCT	30-50
30.10.2.3	Transmit Connection Table (TCT)	30-50
30.10.2.3.1	AAL5 Protocol-Specific TCT	30-55
30.10.2.3.2	AAL1 Protocol-Specific TCT	30-55
30.10.2.3.3	AAL0 Protocol-Specific TCT	30-57
30.10.2.3.4	AAL1 CES Protocol-Specific TCT	30-57

Contents

Paragraph Number	Title	Page Number
30.10.2.3.5	AAL2 Protocol-Specific TCT	30-57
30.10.2.3.6	VBR Protocol-Specific TCTE	30-57
30.10.2.3.7	UBR+ Protocol-Specific TCTE	30-58
30.10.2.3.8	ABR Protocol-Specific TCTE	30-59
30.10.3	OAM Performance Monitoring Tables	30-62
30.10.4	APC Data Structure	30-63
30.10.4.1	APC Parameter Tables	30-64
30.10.4.2	APC Priority Table	30-65
30.10.4.3	APC Scheduling Tables	30-65
30.10.5	ATM Controller Buffer Descriptors (BDs)	30-66
30.10.5.1	Transmit Buffer Operation	30-66
30.10.5.2	Receive Buffer Operation	30-67
30.10.5.2.1	Static Buffer Allocation	30-67
30.10.5.2.2	Global Buffer Allocation	30-68
30.10.5.2.3	Free Buffer Pools	30-69
30.10.5.2.4	Free Buffer Pool Parameter Tables	30-70
30.10.5.3	ATM Controller Buffers	30-71
30.10.5.4	AAL5 RxBD	30-71
30.10.5.5	AAL1 RxBD	30-73
30.10.5.6	AAL0 RxBD	30-74
30.10.5.7	AAL1 CES RxBD	30-75
30.10.5.8	AAL2 RxBD	30-75
30.10.5.9	AAL5, AAL1 CES User-Defined Cell—RxBD Extension	30-76
30.10.5.10	AAL5 TxBDs	30-76
30.10.5.11	AAL1 TxBDs	30-77
30.10.5.12	AAL0 TxBDs	30-78
30.10.5.13	AAL1 CES TxBDs	30-79
30.10.5.14	AAL2 TxBDs	30-80
30.10.5.15	AAL5, AAL1 User-Defined Cell—TxBD Extension	30-80
30.10.6	AAL1 Sequence Number (SN) Protection Table	30-80
30.10.7	UNI Statistics Table	30-81
30.11	ATM Exceptions	30-81
30.11.1	Interrupt Queues	30-81
30.11.2	Interrupt Queue Entry	30-82
30.11.3	Interrupt Queue Parameter Tables	30-83
30.12	The UTOPIA Interface	30-84
30.12.1	UTOPIA Interface Master Mode	30-84
30.12.1.1	UTOPIA Master Multiple PHY Operation	30-85
30.12.2	UTOPIA Interface Slave Mode	30-86
30.12.2.1	UTOPIA Slave Multiple PHY Operation	30-87
30.12.2.2	UTOPIA Clocking Modes	30-87

Contents

Paragraph Number	Title	Page Number
30.12.2.3	UTOPIA Loop-Back Modes	30-87
30.13	ATM Registers	30-87
30.13.1	General FCC Mode Register (GFMR).....	30-88
30.13.2	FCC Protocol-Specific Mode Register (FPSMR).....	30-88
30.13.3	ATM Event Register (FCCE)/Mask Register (FCCM).....	30-90
30.13.4	FCC Transmit Internal Rate Registers (FTIRR _x) (FCC1 and FCC2 Only)	30-91
30.14	ATM Transmit Command	30-93
30.15	SRTS Generation and Clock Recovery Using External Logic	30-94
30.16	Configuring the ATM Controller for Maximum CPM Performance	30-95
30.16.1	Using Transmit Internal Rate Mode	30-95
30.16.2	APC Configuration	30-96
30.16.3	Buffer Configuration.....	30-96

Chapter 31 ATM AAL1 Circuit Emulation Service

31.1	Features	31-1
31.2	AAL1 CES Transmitter Overview	31-3
31.2.1	Data Path.....	31-3
31.2.2	Signaling Path.....	31-3
31.3	AAL1 CES Receiver Overview	31-4
31.4	Interworking Functions.....	31-6
31.4.1	Automatic Data Forwarding	31-6
31.4.1.1	ATM-to-TDM	31-7
31.4.1.2	TDM-to-ATM	31-7
31.4.2	Timing Issues	31-8
31.4.3	Clock Synchronization (SRTS, Adaptive FIFO)	31-9
31.4.4	Mapping TDM Time Slots to VCs.....	31-9
31.4.5	Trunk Condition.....	31-10
31.4.6	Channel Associated Signaling (CAS) Support	31-10
31.4.7	Mapping VC Signaling to CAS Blocks	31-11
31.4.7.1	CAS Routing Table.....	31-12
31.4.7.2	TDM-to-ATM CAS Support.....	31-13
31.4.7.2.1	CAS Mapping Using the Core (Optional)	31-14
31.4.7.3	ATM-to-TDM CAS Support.....	31-14
31.4.7.3.1	CAS Updates Using the Core (Optional)	31-15
31.5	ATM-to-TDM Adaptive Slip Control	31-15
31.5.1	CES Adaptive Threshold Tables	31-16
31.6	3-Step-SN Algorithm	31-20
31.6.1	The Three States of the Algorithm	31-20
31.7	Pointer Verification Mechanism	31-21

Contents

Paragraph Number	Title	Page Number
31.8	AAL-1 Memory Structure.....	31-22
31.8.1	AAL1 CES Parameter RAM.....	31-22
31.9	Receive and Transmit Connection Tables (RCT, TCT).....	31-25
31.9.1	Receive Connection Table (RCT).....	31-26
31.9.1.1	AAL1 CES Protocol-Specific RCT	31-28
31.9.2	Transmit Connection Table (TCT).....	31-31
31.9.2.1	AAL1 CES Protocol-Specific TCT	31-34
31.10	Outgoing CAS Status Register (OCASSR)	31-35
31.11	Buffer Descriptors.....	31-36
31.11.1	Transmit Buffer Operation.....	31-36
31.11.2	Receive Buffer Operation	31-37
31.12	ATM Controller Buffers.....	31-38
31.12.1	AAL1 CES RxBD.....	31-38
31.12.2	AAL1 CES TxBDs	31-40
31.13	AAL1 CES Exceptions	31-41
31.13.1	AAL1 CES Interrupt Queue Entry.....	31-41
31.14	AAL1 Sequence Number (SN) Protection Table	31-42
31.15	Internal AAL1 CES Statistics Tables.....	31-43
31.16	External AAL1 CES Statistics Tables.....	31-44
31.17	CES-Specific Additions to the MCC	31-44
31.18	Application Considerations.....	31-44

Chapter 32 ATM AAL2

32.1	Introduction.....	32-1
32.2	Features	32-3
32.3	AAL2 Transmitter.....	32-5
32.3.1	Transmitter Overview	32-5
32.3.2	Transmit Priority Mechanism	32-5
32.3.2.1	Round Robin Priority.....	32-6
32.3.2.2	Fixed Priority	32-6
32.3.3	Partial Fill Mode (PFM)	32-7
32.3.4	No STF Mode	32-8
32.3.5	AAL2 Tx Data Structures	32-8
32.3.5.1	AAL2 Protocol-Specific TCT.....	32-9
32.3.5.2	CPS Tx Queue Descriptor	32-13
32.3.5.3	CPS Buffer Structure	32-15
32.3.5.4	SSSAR Tx Queue Descriptor	32-17
32.3.5.5	SSSAR Transmit Buffer Descriptor.....	32-19
32.4	AAL2 Receiver	32-20

Contents

Paragraph Number	Title	Page Number
32.4.1	Receiver Overview	32-20
32.4.2	Mapping of PHY VP VC CID.....	32-21
32.4.3	AAL2 Switching.....	32-22
32.4.4	AAL2 RX Data Structures	32-23
32.4.4.1	AAL2 Protocol-Specific RCT	32-24
32.4.4.2	CID Mapping Tables and RxQDs.....	32-27
32.4.4.3	CPS Rx Queue Descriptors.....	32-27
32.4.4.4	CPS Receive Buffer Descriptor (RxBd)	32-28
32.4.4.5	CPS Switch Rx Queue Descriptor	32-29
32.4.4.6	SWITCH Receive/Transmit Buffer Descriptor (RxBd).....	32-30
32.4.4.7	SSSAR Rx Queue Descriptor	32-31
32.4.4.8	SSSAR Receive Buffer Descriptor.....	32-33
32.5	AAL2 Parameter RAM.....	32-35
32.6	User-Defined Cells in AAL2	32-38
32.7	AAL2 Exceptions	32-38

Chapter 33 Inverse Multiplexing for ATM (IMA)

33.1	Features.....	33-1
33.1.1	References.....	33-3
33.1.2	IMA Versions Supported	33-3
33.1.3	PowerQUICC II Versions Supported.....	33-3
33.1.4	PHY-Layer Devices Supported.....	33-3
33.1.5	ATM Features Not Supported	33-4
33.1.6	Additional Impact on PowerQUICC II Features	33-4
33.2	IMA Protocol Overview	33-4
33.2.1	Introduction.....	33-4
33.2.2	IMA Frame Overview.....	33-5
33.2.3	Overview of IMA Cells	33-7
33.2.3.1	IMA Control Cells	33-7
33.2.3.2	IMA Filler Cells.....	33-10
33.3	IMA Microcode Architecture	33-10
33.3.1	IMA Function Partitioning.....	33-10
33.3.1.1	User Plane Functions Performed by Microcode.....	33-11
33.3.1.2	Plane Management Functions Performed by Microcode.....	33-11
33.3.2	Transmit Architecture	33-11
33.3.2.1	TRL Operation.....	33-12
33.3.2.1.1	TRL Service Latency	33-13
33.3.2.2	Non-TRL Operation.....	33-13
33.3.2.3	Transmit Queue Operation Examples (ITC mode).....	33-14

Contents

Paragraph Number	Title	Page Number
33.3.2.4	Differences in CTC Operation	33-16
33.3.3	Receive Architecture	33-17
33.3.3.1	Cell Reception Task	33-17
33.3.3.2	Cell Processing Activation Function	33-22
33.3.3.2.1	On-Demand Cell Processing	33-22
33.3.3.2.2	IDCR-Regulated Cell Processing	33-23
33.3.3.3	Cell Processing Task	33-24
33.4	IMA Programming Model	33-24
33.4.1	Data Structure Organization	33-24
33.4.2	IMA FCC Programming	33-26
33.4.2.1	FCC Registers	33-26
33.4.2.1.1	FPSMR _x	33-26
33.4.2.1.2	FTIRR _x	33-26
33.4.2.2	FCC Parameters	33-26
33.4.2.2.1	TCELL_TMP_BASE and RCELL_TMP_BASE	33-26
33.4.2.2.2	GMODE	33-26
33.4.2.3	IMA-Specific FCC Parameters	33-26
33.4.3	IMA Root Table	33-27
33.4.3.1	IMA Control (IMACNTL)	33-29
33.4.4	IMA Group Tables	33-29
33.4.4.1	IMA Group Transmit Table Entry	33-30
33.4.4.1.1	IMA Group Transmit Control (IGTCNTL)	33-31
33.4.4.1.2	IMA Group Transmit State (IGTSTATE)	33-31
33.4.4.1.3	Transmit Group Order Table	33-32
33.4.4.1.4	ICP Cell Templates	33-33
33.4.4.2	IMA Group Receive Table Entry	33-36
33.4.4.2.1	IMA Group Receive Control (IGRCNTL)	33-38
33.4.4.2.2	IMA Group Receive State (IGRSTATE)	33-39
33.4.4.2.3	IMA Receive Group Frame Size	33-39
33.4.4.2.4	Receive Group Order Tables	33-40
33.4.5	IMA Link Tables	33-41
33.4.5.1	IMA Link Transmit Table Entry	33-41
33.4.5.1.1	IMA Link Transmit Control (ILTCNTL)	33-42
33.4.5.1.2	IMA Link Transmit State (ILTSTATE)	33-43
33.4.5.1.3	IMA Transmit Interrupt Status (ITINTSTAT)	33-43
33.4.5.2	IMA Link Receive Table Entry	33-44
33.4.5.2.1	IMA Link Receive Control (ILRCNTL)	33-46
33.4.5.2.2	IMA Link Receive State (ILRSTATE)	33-47
33.4.5.3	IMA Link Receive Statistics Table	33-48
33.4.6	Structures in External Memory	33-48
33.4.6.1	Transmit Queues	33-48

Contents

Paragraph Number	Title	Page Number
33.4.6.2	Delay Compensation Buffers (DCB).....	33-49
33.4.7	IMA Exceptions.....	33-49
33.4.7.1	IMA Interrupt Queue Entry.....	33-50
33.4.7.2	ICP Cell Reception Exceptions.....	33-51
33.4.8	IDCR Timer Programming.....	33-52
33.4.8.1	IDCR Master Clock.....	33-52
33.4.8.2	IDCR FCC Parameter Shadow.....	33-52
33.4.8.2.1	PowerQUICC II Features Unavailable if IDCR is Used.....	33-52
33.4.8.2.2	Programming the FCC Parameter Shadow.....	33-53
33.4.8.2.3	On-the-Fly Changes of FCC Parameters.....	33-53
33.4.8.3	IDCR_Init Command.....	33-54
33.4.8.4	IDCR Root Parameters.....	33-54
33.4.8.5	IDCR Table Entry.....	33-54
33.4.8.6	IDCR Counter Algorithm.....	33-55
33.4.8.7	IDCR Events.....	33-55
33.4.9	APC Programming for IMA.....	33-56
33.4.9.1	Programming for CBR, UBR, VBR, and UBR+.....	33-57
33.4.9.2	Programming for ABR.....	33-57
33.4.10	Changing IMA Version.....	33-58
33.5	IMA Software Interface and Requirements.....	33-58
33.5.1	Software Model.....	33-58
33.5.2	Initialization Procedure.....	33-59
33.5.3	Software Responsibilities.....	33-59
33.5.3.1	System Definition.....	33-59
33.5.3.2	General Operation.....	33-60
33.5.3.3	Receive Link State Machine Control.....	33-60
33.5.3.4	Receive Group State Machine Control.....	33-60
33.5.3.5	Transmit Link State Machine Control.....	33-60
33.5.3.6	Transmit Group State Machine Control.....	33-61
33.5.3.7	Group Symmetry Control.....	33-61
33.5.3.8	ICP End-to-End Channel Transmission.....	33-61
33.5.3.9	Link Addition and Slow Recovery (LASR) Procedure.....	33-61
33.5.3.10	Failure Alarms.....	33-61
33.5.3.11	Test Pattern Control.....	33-62
33.5.3.12	Performance Parameter Measurement and Reporting.....	33-62
33.5.3.13	SNMP MIBs.....	33-62
33.5.4	IMA Software Procedures.....	33-62
33.5.4.1	Transmit ICP Cell Signalling.....	33-62
33.5.4.2	Receive Link Start-up Procedure.....	33-62
33.5.4.3	Group Start-up Procedure.....	33-63
33.5.4.3.1	As Initiator (TX).....	33-64

Contents

Paragraph Number	Title	Page Number
33.5.4.3.2	As Responder (RX)	33-65
33.5.4.4	Link Addition Procedure	33-65
33.5.4.4.1	Rx Steps	33-65
33.5.4.4.2	TX Parameters	33-66
33.5.4.5	Link Removal Procedure	33-67
33.5.4.5.1	Rx Steps	33-67
33.5.4.5.2	TX Parameters	33-68
33.5.4.6	Link Receive Deactivation Procedure	33-68
33.5.4.7	Link Receive Reactivation Procedure	33-69
33.5.4.8	TRL On-the-Fly Change Procedure.....	33-69
33.5.4.9	Transmit Event Response Procedures.....	33-70
33.5.4.10	Receive Event Response Procedures	33-70
33.5.4.11	Test Pattern Procedure	33-72
33.5.4.11.1	As Initiator (NE).....	33-72
33.5.4.11.2	As Responder (FE)	33-72
33.5.4.12	IDCR Operation.....	33-73
33.5.4.12.1	IDCR Start-up.....	33-73
33.5.4.12.2	Activating a Group in IDCR Mode	33-74
33.5.4.13	End-to-End Channel Signalling Procedure.....	33-74
33.5.4.13.1	Transmit	33-74
33.5.4.13.2	Receive	33-75

Chapter 34 ATM Transmission Convergence Layer

34.1	Features	34-1
34.2	Functionality	34-3
34.2.1	Receive ATM Cell Functions.....	34-4
34.2.1.1	Receive ATM 2-Cell FIFO	34-6
34.2.2	Transmit ATM Cell Functions	34-6
34.2.2.1	Transmit ATM 2-Cell FIFO	34-6
34.2.3	Receive UTOPIA Interface.....	34-7
34.2.4	Transmit UTOPIA Interface	34-7
34.3	Signals.....	34-7
34.4	TC Layer Programming Mode	34-7
34.4.1	TC Layer Registers	34-7
34.4.1.1	TC Layer Mode Register [1–8] (TCMODE _x)	34-7
34.4.1.2	Cell Delineation State Machine Register [1–8] (CDSMR _x).....	34-9
34.4.1.3	TC Layer Event Register [1–8] (TCER _x).....	34-10
34.4.1.4	TC Layer Mask Register (TCMR _x).....	34-11
34.4.2	TC Layer General Registers	34-11

Contents

Paragraph Number	Title	Page Number
34.4.2.1	TC Layer General Event Register (TCGER).....	34-11
34.4.2.2	TC Layer General Status Register (TCGSR).....	34-11
34.4.3	TC Layer Cell Counters.....	34-12
34.4.3.1	Received Cell Counter [1–8] (TC_RCCx)	34-12
34.4.3.2	Transmitted Cell Counter [1–8] (TC_TCCx)	34-12
34.4.3.3	Errored Cell Counter [1–8] (TC_ECCx)	34-12
34.4.3.4	Corrected Cell Counter [1–8] (TC_CCCx).....	34-12
34.4.3.5	Transmitted IDLE Cell Counter [1–8] (TC_ICCx)	34-12
34.4.3.6	Filtered Cell Counter [1–8] (TC_FCCx)	34-13
34.4.4	Programming FCC2.....	34-13
34.4.5	Programming and Operating the TC Layer	34-13
34.4.5.1	Receive	34-13
34.4.5.2	Transmit	34-13
34.5	Implementation Example	34-15
34.5.1	Operating the TC Layer at Higher Frequencies.....	34-16
34.5.2	Programming a T1 Application	34-16
34.5.3	Step 1	34-17
34.5.4	Step 2	34-17
34.5.5	Step 3	34-17
34.5.6	Step 4	34-17
34.5.7	Step 5	34-17
34.5.8	Step 6	34-18
34.5.9	Step 7	34-18

Chapter 35 Fast Ethernet Controller

35.1	Fast Ethernet on the PowerQUICC II.....	35-2
35.2	Features	35-2
35.3	Connecting the PowerQUICC II to Fast Ethernet	35-4
35.4	Ethernet Channel Frame Transmission.....	35-5
35.5	Ethernet Channel Frame Reception	35-6
35.6	Flow Control	35-7
35.7	CAM Interface	35-7
35.8	Ethernet Parameter RAM.....	35-8
35.9	Programming Model	35-11
35.10	Ethernet Command Set	35-11
35.11	RMON Support.....	35-13
35.12	Ethernet Address Recognition	35-14
35.13	Hash Table Algorithm.....	35-16
35.14	Interpacket Gap Time.....	35-17

Contents

Paragraph Number	Title	Page Number
35.15	Handling Collisions	35-17
35.16	Internal and External Loopback.....	35-17
35.17	Ethernet Error-Handling Procedure	35-17
35.18	Fast Ethernet Registers	35-18
35.18.1	FCC Ethernet Mode Register (FPSMR)	35-18
35.18.2	Ethernet Event Register (FCCE)/Mask Register (FCCM)	35-20
35.19	Ethernet RxBDs	35-22
35.20	Ethernet TxBDs	35-25

Chapter 36 FCC HDLC Controller

36.1	Key Features	36-1
36.2	HDLC Channel Frame Transmission Processing	36-2
36.3	HDLC Channel Frame Reception Processing	36-3
36.4	HDLC Parameter RAM	36-3
36.5	Programming Model	36-5
36.5.1	HDLC Command Set.....	36-5
36.5.2	HDLC Error Handling	36-6
36.6	HDLC Mode Register (FPSMR)	36-7
36.7	HDLC Receive Buffer Descriptor (RxBD).....	36-9
36.8	HDLC Transmit Buffer Descriptor (TxBD)	36-12
36.9	HDLC Event Register (FCCE)/Mask Register (FCCM)	36-14
36.10	FCC Status Register (FCCS)	36-16

Chapter 37 FCC Transparent Controller

37.1	Features	37-1
37.2	Transparent Channel Operation	37-2
37.3	Achieving Synchronization in Transparent Mode	37-2
37.3.1	In-Line Synchronization Pattern	37-2
37.3.2	External Synchronization Signals	37-3
37.3.3	Transparent Synchronization Example	37-3

Chapter 38 Serial Peripheral Interface (SPI)

38.1	Features	38-1
38.2	SPI Clocking and Signal Functions	38-2
38.3	Configuring the SPI Controller.....	38-3

Contents

Paragraph Number	Title	Page Number
38.3.1	The SPI as a Master Device	38-3
38.3.2	The SPI as a Slave Device	38-4
38.3.3	The SPI in Multimaster Operation.....	38-4
38.4	Programming the SPI Registers	38-6
38.4.1	SPI Mode Register (SPMODE)	38-6
38.4.1.1	SPI Examples with Different SPMODE[LEN] Values.....	38-8
38.4.2	SPI Event/Mask Registers (SPIE/SPIM)	38-9
38.4.3	SPI Command Register (SPCOM)	38-10
38.5	SPI Parameter RAM	38-10
38.5.1	Receive/Transmit Function Code Registers (RFCR/TFCR).....	38-12
38.6	SPI Commands	38-12
38.7	The SPI Buffer Descriptor (BD) Table	38-13
38.7.1	SPI Buffer Descriptors (BDs)	38-13
38.7.1.1	SPI Receive BD (RxB D)	38-14
38.7.1.2	SPI Transmit BD (TxBD)	38-15
38.8	SPI Master Programming Example	38-16
38.9	SPI Slave Programming Example.....	38-17
38.10	Handling Interrupts in the SPI	38-18

Chapter 39 I²C Controller

39.1	Features	39-2
39.2	I ² C Controller Clocking and Signal Functions	39-2
39.3	I ² C Controller Transfers	39-2
39.3.1	I ² C Master Write (Slave Read).....	39-3
39.3.2	I ² C Loopback Testing	39-4
39.3.3	I ² C Master Read (Slave Write).....	39-4
39.3.4	I ² C Multi-Master Considerations	39-5
39.4	I ² C Registers	39-6
39.4.1	I ² C Mode Register (I2MOD).....	39-6
39.4.2	I ² C Address Register (I2ADD).....	39-6
39.4.3	I ² C Baud Rate Generator Register (I2BRG)	39-7
39.4.4	I ² C Event/Mask Registers (I2CER/I2CMR)	39-7
39.4.5	I ² C Command Register (I2COM).....	39-8
39.5	I ² C Parameter RAM.....	39-9
39.6	I ² C Commands.....	39-11
39.7	The I ² C Buffer Descriptor (BD) Table	39-11
39.7.1	I ² C Buffer Descriptors (BDs)	39-12
39.7.1.1	I ² C Receive Buffer Descriptor (RxB D).....	39-12
39.7.1.2	I ² C Transmit Buffer Descriptor (TxBD)	39-13

Contents

Paragraph Number	Title	Page Number
Chapter 40 Parallel I/O Ports		
40.1	Features	40-1
40.2	Port Registers	40-1
40.2.1	Port Open-Drain Registers (PODRA–PODRD)	40-1
40.2.2	Port Data Registers (PDATA–PDATD)	40-2
40.2.3	Port Data Direction Registers (PDIRA–PDIRD).....	40-3
40.2.4	Port Pin Assignment Register (PPAR).....	40-4
40.2.5	Port Special Options Registers A–D (PSORA–PSORD)	40-4
40.3	Port Block Diagram	40-5
40.4	Port Pins Functions	40-6
40.4.1	General Purpose I/O Pins.....	40-7
40.4.2	Dedicated Pins	40-7
40.5	Ports Tables	40-7
40.6	Interrupts from Port C.....	40-19

Appendix A **Register Quick Reference Guide**

A.1	PowerPC Registers—User Registers	A-1
A.2	PowerPC Registers—Supervisor Registers	A-1
A.3	MPC8260-Specific SPRs	A-3

Appendix B **Reference Manual (Rev 1) Errata**

B.1	Document Errata	B-1
-----	-----------------------	-----

Glossary of Terms and Abbreviations



Contents

**Paragraph
Number**

Title

**Page
Number**

Figures

Figure Number	Title	Page Number
1-1	PowerQUICC II Block Diagram.....	1-7
1-2	PowerQUICC II External Signals.....	1-11
1-3	Remote Access Server Configuration.....	1-15
1-4	Regional Office Router Configuration.....	1-16
1-5	LAN-to-WAN Bridge Router Configuration.....	1-17
1-6	Cellular Base Station Configuration.....	1-17
1-7	Telecommunications Switch Controller Configuration.....	1-18
1-8	SONET Transmission Controller Configuration.....	1-19
1-9	Basic System Configuration.....	1-20
1-10	High-Performance Communication.....	1-20
1-11	High-Performance System Microprocessor Configuration.....	1-21
1-12	PCI Configuration.....	1-22
1-13	PCI with 155-Mbps ATM Configuration.....	1-22
1-14	PowerQUICC II as PCI Agent.....	1-23
2-1	PowerQUICC II Integrated Processor Core Block Diagram.....	2-2
2-2	PowerQUICC II Programming Model—Registers.....	2-10
2-3	Hardware Implementation Register 0 (HID0).....	2-11
2-4	Hardware Implementation-Dependent Register 1 (HID1).....	2-14
2-5	Hardware Implementation-Dependent Register 2 (HID2).....	2-14
2-6	Data Cache Organization.....	2-19
4-1	SIU Block Diagram.....	4-1
4-2	System Configuration and Protection Logic.....	4-3
4-3	Timers Clock Generation.....	4-4
4-4	TMCNT Block Diagram.....	4-5
4-5	PIT Block Diagram.....	4-5
4-6	Software Watchdog Timer Service State Diagram.....	4-6
4-7	Software Watchdog Timer Block Diagram.....	4-7
4-8	PowerQUICC II Interrupt Structure.....	4-8
4-9	Interrupt Request Masking.....	4-14
4-10	SIU Interrupt Configuration Register (SICR).....	4-17
4-11	SIU Interrupt Priority Register (SIPRR).....	4-18
4-12	CPM High Interrupt Priority Register (SCPRR_H).....	4-19
4-13	CPM Low Interrupt Priority Register (SCPRR_L).....	4-20
4-14	SIPNR_H.....	4-21
4-15	SIPNR_L.....	4-22
4-16	SIMR_H.....	4-23
4-17	SIMR_L.....	4-23
4-18	SIU Interrupt Vector Register (SIVEC).....	4-24

Figures

Figure Number	Title	Page Number
4-19	Interrupt Table Handling Example.....	4-25
4-20	SIU External Interrupt Control Register (SIEXR).....	4-26
4-21	Bus Configuration Register (BCR).....	4-27
4-22	PPC_ACR.....	4-29
4-23	PPC_ALRH.....	4-30
4-24	PPC_ALRL.....	4-31
4-25	LCL_ACR.....	4-31
4-26	LCL_ALRH.....	4-32
4-27	LCL_ALRL.....	4-33
4-28	SIU Model Configuration Register (SIUMCR).....	4-33
4-29	Internal Memory Map Register (IMMR).....	4-36
4-30	System Protection Control Register (SYPCCR).....	4-37
4-31	60x Bus Transfer Error Status and Control Register 1 (TESCR1).....	4-39
4-32	60x Bus Transfer Error Status and Control Register 2 (TESCR2).....	4-41
4-33	Local Bus Transfer Error Status and Control Register 1 (L_TESCR1).....	4-42
4-34	Local Bus Transfer Error Status and Control Register 2 (L_TESCR2).....	4-43
4-35	Time Counter Status and Control Register (TMCNTSC).....	4-44
4-36	Time Counter Register (TCMCNT).....	4-45
4-37	Time Counter Alarm Register (TMCNTAL).....	4-45
4-38	Periodic Interrupt Status and Control Register (PISCR).....	4-46
4-39	Periodic interrupt Timer Count Register (PITC).....	4-47
4-40	Periodic Interrupt Timer Register (PITR).....	4-47
4-41	PCI Base Registers (PCIBRx).....	4-48
4-42	PCI Mask Register (PCIMSKx).....	4-49
5-1	Power-on Reset Flow.....	5-3
5-2	Reset Status Register (RSR).....	5-4
5-3	Reset Mode Register (RMR).....	5-5
5-4	Hard Reset Configuration Word.....	5-8
5-5	Single Chip with Default Configuration.....	5-10
5-6	Configuring a Single Chip from EPROM.....	5-11
5-7	Configuring Multiple Chips.....	5-12
6-1	PowerQUICC II External Signals.....	6-2
7-1	Signal Groupings.....	7-2
8-1	Single-PowerQUICC II Bus Mode.....	8-3
8-2	60x-Compatible Bus Mode.....	8-4
8-3	Basic Transfer Protocol.....	8-5
8-4	Address Bus Arbitration with External Bus Master.....	8-8
8-5	Address Pipelining.....	8-9
8-6	Interface to Different Port Size Devices.....	8-17
8-7	Retry Cycle.....	8-23
8-8	Single-Beat and Burst Data Transfers.....	8-27

Figures

Figure Number	Title	Page Number
8-9	28-Bit Extended Transfer to 32-Bit Port Size	8-28
8-10	Burst Transfer to 32-Bit Port Size.....	8-29
8-11	Data Tenure Terminated by Assertion of TEA	8-30
8-12	MEI Cache Coherency Protocol—State Diagram (WIM = 001).....	8-31
9-1	PCI Bridge in the PowerQUICC II	9-2
9-2	PCI Bridge Structure	9-2
9-3	Single Beat Read Example.....	9-10
9-4	Burst Read Example.....	9-10
9-5	Single Beat Write Example	9-11
9-6	Burst Write Example	9-11
9-7	Target-Initiated Terminations	9-12
9-8	PCI Configuration Type 0 Translation (Top = CONFIG_ADDR) (Bottom = PCI Address Lines).....	9-15
9-9	PCI Parity Operation	9-18
9-10	PCI Arbitration Example	9-20
9-11	Address Decode Flow Chart for 60x Bus Mastered Transactions	9-21
9-12	Address Decode Flow Chart for PCI Mastered Transactions	9-22
9-13	Address Decode Flow Chart for Embedded Utilities (DMA, Message Unit) Mastered Transactions.....	9-23
9-14	Address Map Example	9-24
9-15	Inbound PCI Memory Address Translation	9-25
9-16	Outbound PCI Memory Address Translation	9-26
9-17	PCI Outbound Translation Address Registers (POTARx).....	9-30
9-18	PCI Outbound Base Address Registers (POBARx).....	9-31
9-19	PCI Outbound Comparison Mask Registers (POCMRx)	9-32
9-20	Discard Timer Control register (PTCR).....	9-33
9-21	General Purpose Control Register (GPCR)	9-34
9-22	PCI General Control Register (PCI_GCR)	9-35
9-23	Error Status Register (ESR)	9-36
9-24	Error Mask Register (EMR).....	9-37
9-25	Error Control Register (ECR)	9-38
9-26	PCI Error Address Capture Register (PCI_EACR)	9-39
9-27	PCI Error Data Capture Register (PCI_EDCR).....	9-40
9-28	PCI Error Control Capture Register (PCI_ECCR)	9-41
9-29	PCI Inbound Translation Address Registers (PITARx)	9-42
9-30	PCI Inbound Base Address Registers (PIBARx).....	9-43
9-31	PCI Inbound Comparison Mask Registers (PICMRx).....	9-44
9-32	PCI Bridge PCI Configuration Registers	9-46
9-33	Vendor ID Register.....	9-47
9-34	Device ID Register	9-47
9-35	PCI Bus Command Register	9-47

Figures

Figure Number	Title	Page Number
9-36	PCI Bus Status Register	9-49
9-37	Revision ID Register	9-50
9-38	PCI Bus Programming Interface Register.....	9-50
9-39	Subclass Code Register	9-51
9-40	PCI Bus Base Class Code Register	9-51
9-41	PCI Bus Cache Line Size Register.....	9-52
9-42	PCI Bus Latency Timer Register	9-52
9-43	Header Type Register	9-53
9-44	BIST Control Register	9-53
9-45	PCI Bus Internal Memory-Mapped Registers Base Address Register (PIMMRBAR)	9-54
9-46	General Purpose Local Access Base Address Registers (GPLABARx).....	9-55
9-47	Subsystem Vendor ID Register	9-55
9-48	Subsystem Device ID Register	9-56
9-49	PCI Bus Capabilities Pointer Register	9-56
9-50	PCI Bus Interrupt Line Register.....	9-57
9-51	PCI Bus Interrupt Pin Register.....	9-57
9-52	PCI Bus MIN GNT	9-57
9-53	PCI Bus MAX LAT.....	9-58
9-54	PCI Bus Function Register.....	9-58
9-55	PCI Bus Arbiter Configuration Register	9-59
9-56	Hot Swap Register Block.....	9-60
9-57	Hot Swap Control Status Register.....	9-61
9-58	Data Structure for Register Initialization	9-64
9-59	PCI Configuration Data Structure for the EEPROM	9-65
9-60	Inbound Message Registers (IMRx)	9-66
9-61	Outbound Message Registers (OMRx)	9-67
9-62	Outbound Doorbell Register (ODR).....	9-68
9-63	Inbound Doorbell Register (IDR)	9-68
9-64	I2O Message Queue	9-70
9-65	Inbound Free_FIFO Head Pointer Register (IFHPR)	9-71
9-66	Inbound Free_FIFO Tail Pointer Register (IFTPR).....	9-72
9-67	Inbound Post_FIFO Head Pointer Register (IPHPR)	9-73
9-68	Inbound Post_FIFO Tail Pointer Register (IPTPR)	9-73
9-69	Outbound Free_FIFO Head Pointer Register (OFHPR)	9-74
9-70	Outbound Free_FIFO Tail Pointer Register (OFTPR).....	9-75
9-71	Outbound Post_FIFO Head Pointer Register (OPHPR)	9-76
9-72	Outbound Post_FIFO Tail Pointer Register (OPTPR)	9-77
9-73	Inbound FIFO Queue Port Register (IFQPR)	9-77
9-74	Outbound FIFO Queue Port Register (OFQPR)	9-78
9-75	Outbound Message Interrupt Status Register (OMISR)	9-79
9-76	Outbound Message Interrupt Mask Register (OMIMR).....	9-80

Figures

Figure Number	Title	Page Number
9-77	Inbound Message Interrupt Status Register (IMISR).....	9-81
9-78	Inbound Message Interrupt Mask Register (IMIMR)	9-82
9-79	Messaging Unit Control Register (MUCR)	9-83
9-80	Queue Base Address Register (QBAR)	9-84
9-81	DMA Controller Block Diagram	9-85
9-82	DMA Mode Register [0–3] (DMAMR _x).....	9-88
9-83	DMA Status Register [0–3] (DMASR _x).....	9-90
9-84	DMA Current Descriptor Address Register [0–3] (DMACDAR _x)	9-91
9-85	DMA Source Address Register [0–3] (DMASAR _x)	9-92
9-86	DMA Destination Address Register [0–3] (DMADAR _x)	9-93
9-87	DMA Byte Count Register [0–3] (DMABCR _x)	9-93
9-88	DMA Next Descriptor Address Register [0–3] (DMANDAR _x)	9-94
9-89	DMA Chain of Segment Descriptors	9-96
10-1	System PLL Block Diagram	10-2
10-2	PCI Bridge as an Agent, Operating from the PCI System Clock	10-4
10-3	PCI Bridge as a Host, Generating the PCI System Clock.....	10-4
10-4	PLL Filtering Circuit.....	10-7
10-5	System Clock Control Register (SCCR).....	10-8
10-6	System Clock Mode Register (SCMR).....	10-9
10-7	Relationships of SCMR Parameters.....	10-10
11-1	Dual-Bus Architecture	11-2
11-2	Memory Controller Machine Selection.....	11-5
11-3	Simple System Configuration	11-6
11-4	Basic Memory Controller Operation.....	11-7
11-5	Partial Data Valid for 32-Bit Port Size Memory, Double-Word Transfer	11-11
11-6	Base Registers (BR _x)	11-13
11-7	Option Registers (OR _x)—SDRAM Mode	11-15
11-8	OR _x —GPCM Mode.....	11-17
11-9	OR _x —UPM Mode	11-19
11-10	60x/Local SDRAM Mode Register (PSDMR/LSDMR)	11-20
11-11	Machine x Mode Registers (MxMR)	11-26
11-12	Memory Data Register (MDR)	11-29
11-13	Memory Address Register (MAR).....	11-29
11-14	60x Bus-Assigned UPM Refresh Timer (PURT).....	11-30
11-15	Local Bus-Assigned UPM Refresh Timer (LURT).....	11-30
11-16	60x Bus-Assigned SDRAM Refresh Timer (PSRT)	11-31
11-17	Local Bus-Assigned SDRAM Refresh Timer (LSRT).....	11-32
11-18	Memory Refresh Timer Prescaler Register (MPTPR)	11-32
11-19	128-Mbyte SDRAM (Eight-Bank Configuration, Banks 1 and 8 Shown)	11-34
11-20	PRETOACT = 2 (2 Clock Cycles).....	11-39
11-21	ACTTORW = 2 (2 Clock Cycles).....	11-40

Figures

Figure Number	Title	Page Number
11-22	CL = 2 (2 Clock Cycles)	11-40
11-23	LDOTOPRE = 2 (-2 Clock Cycles)	11-41
11-24	WRC = 2 (2 Clock Cycles)	11-41
11-25	RFRC = 4 (6 Clock Cycles)	11-42
11-26	EAMUX = 1	11-42
11-27	BUFCMD = 1	11-43
11-28	SDRAM Single-Beat Read, Page Closed, CL = 3	11-43
11-29	SDRAM Single-Beat Read, Page Hit, CL = 3	11-44
11-30	SDRAM Two-Beat Burst Read, Page Closed, CL = 3	11-44
11-31	SDRAM Four-Beat Burst Read, Page Miss, CL = 3	11-44
11-32	SDRAM Single-Beat Write, Page Hit	11-45
11-33	SDRAM Three-Beat Burst Write, Page Closed	11-45
11-34	SDRAM Read-after-Read Pipeline, Page Hit, CL = 3	11-45
11-35	SDRAM Write-after-Write Pipelined, Page Hit	11-46
11-36	SDRAM Read-after-Write Pipelined, Page Hit	11-46
11-37	SDRAM Mode-Set Command Timing	11-47
11-38	Mode Data Bit Settings	11-47
11-39	SDRAM Bank-Staggered CBR Refresh Timing	11-48
11-40	GPCM-to-SRAM Configuration	11-52
11-41	GPCM Peripheral Device Interface	11-54
11-42	GPCM Peripheral Device Basic Timing (ACS = 1x and TRLX = 0)	11-54
11-43	GPCM Memory Device Interface	11-55
11-44	GPCM Memory Device Basic Timing (ACS = 00, CSNT = 1, TRLX = 0)	11-55
11-45	GPCM Memory Device Basic Timing (ACS ≠ 00, CSNT = 1, TRLX = 0)	11-56
11-46	GPCM Relaxed Timing Read (ACS = 1x, SCY = 1, CSNT = 0, TRLX = 1)	11-56
11-47	GPCM Relaxed-Timing Write (ACS = 1x, SCY = 0, CSNT = 0, TRLX = 1)	11-57
11-48	GPCM Relaxed-Timing Write (ACS = 10, SCY = 0, CSNT = 1, TRLX = 1)	11-57
11-49	GPCM Relaxed-Timing Write (ACS = 00, SCY = 0, CSNT = 1, TRLX = 1)	11-58
11-50	GPCM Read Followed by Read (ORx[29–30] = 00, Fastest Timing)	11-59
11-51	GPCM Read Followed by Read (ORx[29–30] = 01)	11-60
11-52	GPCM Read Followed by Write (ORx[29–30] = 01)	11-60
11-53	GPCM Read Followed by Write (ORx[29–30] = 10)	11-61
11-54	External Termination of GPCM Access	11-62
11-55	User-Programmable Machine Block Diagram	11-64
11-56	RAM Array Indexing	11-65
11-57	Memory Refresh Timer Request Block Diagram	11-66
11-58	Memory Controller UPM Clock Scheme for Integer Clock Ratios	11-68
11-59	Memory Controller UPM Clock Scheme for Non-Integer (2.5:1/3.5:1) Clock Ratios	11-68
11-60	UPM Signals Timing Example	11-69
11-61	RAM Array and Signal Generation	11-70
11-62	The RAM Word	11-70

Figures

Figure Number	Title	Page Number
11-63	CS Signal Selection.....	11-75
11-64	BS Signal Selection.....	11-75
11-65	UPM Read Access Data Sampling.....	11-78
11-66	Wait Mechanism Timing for Internal and External Synchronous Masters	11-79
11-67	DRAM Interface Connection to the 60x Bus (64-Bit Port Size)	11-81
11-68	Single-Beat Read Access to FPM DRAM	11-83
11-69	Single-Beat Write Access to FPM DRAM	11-84
11-70	Burst Read Access to FPM DRAM (No LOOP)	11-85
11-71	Burst Read Access to FPM DRAM (LOOP)	11-86
11-72	Burst Write Access to FPM DRAM (No LOOP).....	11-87
11-73	Refresh Cycle (CBR) to FPM DRAM	11-88
11-74	Exception Cycle	11-89
11-75	FPM DRAM Burst Read Access (Data Sampling on Falling Edge of CLKIN).....	11-91
11-76	PowerQUICC II/EDO Interface Connection to the 60x Bus	11-92
11-77	Single-Beat Read Access to EDO DRAM.....	11-94
11-78	Single-Beat Write Access to EDO DRAM	11-95
11-79	Single-Beat Write Access to EDO DRAM Using REDO to Insert Three Wait States	11-96
11-80	Burst Read Access to EDO DRAM	11-97
11-81	Burst Write Access to EDO DRAM	11-98
11-82	Refresh Cycle (CBR) to EDO DRAM.....	11-99
11-83	Exception Cycle For EDO DRAM	11-100
11-84	Pipelined Bus Operation and Memory Access in 60x-Compatible Mode	11-104
11-85	External Master Access (GPCM).....	11-105
11-86	External Master Configuration with SDRAM Device.....	11-106
12-1	L2 Cache in Copy-Back Mode.....	12-2
12-2	External L2 Cache in Write-Through Mode	12-4
12-3	External L2 Cache in ECC/Parity Mode.....	12-6
12-4	Read Access with L2 Cache.....	12-8
13-1	Test Logic Block Diagram	13-2
13-2	TAP Controller State Machine	13-3
13-3	Output Pin Cell (O.Pin).....	13-4
13-4	Observe-Only Input Pin Cell (I.Obs)	13-4
13-5	Output Control Cell (IO.CTL)	13-5
13-6	General Arrangement of Bidirectional Pin Cells	13-5
14-1	PowerQUICC II CPM Block Diagram	14-3
14-2	Communications Processor (CP) Block Diagram.....	14-6
14-3	RISC Controller Configuration Register (RCCR).....	14-9
14-4	RISC Time-Stamp Control Register (RTSCR)	14-11
14-5	RISC Time-Stamp Register (RTSR)	14-12
14-6	CP Command Register (CPCR).....	14-13
14-7	Dual-Port RAM Block Diagram	14-18

Figures

Figure Number	Title	Page Number
14-8	Dual-Port RAM Memory Map.....	14-19
14-9	RISC Timer Table RAM Usage	14-23
14-10	RISC Timer Command Register (TM_CMD)	14-24
14-11	RISC Timer Event Register (RTER)/Mask Register (RTMR).....	14-25
15-1	SI Block Diagram.....	15-2
15-2	Various Configurations of a Single TDM Channel	15-5
15-3	Dual TDM Channel Example	15-6
15-4	Enabling Connections to the TSA.....	15-8
15-5	One TDM Channel with Static Frames and Independent Rx and Tx Routes	15-9
15-6	One TDM Channel with Shadow RAM for Dynamic Route Change.....	15-10
15-7	SIx RAM Entry Fields	15-10
15-8	Using the SWTR Feature	15-12
15-9	Example: SIx RAM Dynamic Changes, TDMa and b, Same SIx RAM Size	15-16
15-10	SI Global Mode Registers (SIxGMR).....	15-17
15-11	SI Mode Registers (SIxMR)	15-18
15-12	One-Clock Delay from Sync to Data (xFSD = 01).....	15-20
15-13	No Delay from Sync to Data (xFSD = 00).....	15-20
15-14	Falling Edge (FE) Effect When CE = 1 and xFSD = 01	15-21
15-15	Falling Edge (FE) Effect When CE = 0 and xFSD = 01	15-21
15-16	Falling Edge (FE) Effect When CE = 1 and xFSD = 00.....	15-22
15-17	Falling Edge (FE) Effect When CE = 0 and xFSD = 00.....	15-23
15-18	SIx RAM Shadow Address Registers (SIxRSR)	15-24
15-19	SI Command Register (SIxCMDR)	15-24
15-20	SI Status Registers (SIxSTR).....	15-25
15-21	Dual IDL Bus Application Example.....	15-26
15-22	IDL Terminal Adaptor.....	15-27
15-23	IDL Bus Signals	15-28
15-24	GCI Bus Signals.....	15-31
16-1	CPM Multiplexing Logic (CMX) Block Diagram.....	16-2
16-2	Enabling Connections to the TSA.....	16-4
16-3	Bank of Clocks.....	16-5
16-4	CMX UTOPIA Address Register (CMXUAR)	16-7
16-5	Connection of the Master Address.....	16-9
16-6	Connection of the Slave Address	16-9
16-7	Multi-PHY Receive Address Multiplexing.....	16-11
16-8	CMX SI1 Clock Route Register (CMXSI1CR).....	16-12
16-9	CMX SI2 Clock Route Register (CMXSI2CR).....	16-13
16-10	CMX FCC Clock Route Register (CMXFCR)	16-14
16-11	CMX SCC Clock Route Register (CMXSCR)	16-16
16-12	CMX SMC Clock Route Register (CMXSMR)	16-19
17-1	Baud-Rate Generator (BRG) Block Diagram	17-1

Figures

Figure Number	Title	Page Number
17-2	Baud-Rate Generator Configuration Registers (BRGCx).....	17-2
18-1	Timer Block Diagram	18-1
18-2	Timer Cascaded Mode Block Diagram.....	18-3
18-3	Timer Global Configuration Register 1 (TGCR1).....	18-4
18-4	Timer Global Configuration Register 2 (TGCR2).....	18-5
18-5	Timer Mode Registers (TMR1–TMR4).....	18-6
18-6	Timer Reference Registers (TRR1–TRR4).....	18-7
18-7	Timer Capture Registers (TCR1–TCR4)	18-7
18-8	Timer Counter Registers (TCN1–TCN4).....	18-7
18-9	Timer Event Registers (TER1–TER4).....	18-8
19-1	SDMA Data Paths.....	19-1
19-2	SDMA Bus Arbitration (Transaction Steal).....	19-3
19-3	SDMA Status Register (SDSR)	19-3
19-4	SDMA Transfer Error MSNUM Registers (PDTEM/LDTEM)	19-4
19-5	IDMA Transfer Buffer in the Dual-Port RAM	19-7
19-6	Example IDMA Transfer Buffer States for a Memory-to-Memory Transfer (Size = 128 Bytes).....	19-8
19-7	Timing Requirement for DREQ Negation when IDMA Read from a Peripheral.....	19-15
19-8	IDMAx Channel's BD Table.....	19-17
19-9	DCM Parameters.....	19-19
19-10	IDMA Event/Mask Registers (IDSR/IDMR)	19-24
19-11	IDMA BD Structure.....	19-25
20-1	SCC Block Diagram.....	20-2
20-2	GSMR_H—General SCC Mode Register (High Order).....	20-3
20-3	GSMR_L—General SCC Mode Register (Low Order).....	20-5
20-4	Data Synchronization Register (DSR)	20-9
20-5	Transmit-on-Demand Register (TODR)	20-10
20-6	SCC Buffer Descriptors (BDs).....	20-11
20-7	SCC BD and Buffer Memory Structure	20-12
20-8	Function Code Registers (RFCR and TFCR)	20-15
20-9	Output Delay from RTS Asserted for Synchronous Protocols	20-18
20-10	Output Delay from CTS Asserted for Synchronous Protocols	20-18
20-11	CTS Lost in Synchronous Protocols	20-19
20-12	Using CD to Control Synchronous Protocol Reception.....	20-20
20-13	DPLL Receiver Block Diagram.....	20-21
20-14	DPLL Transmitter Block Diagram.....	20-22
20-15	DPLL Encoding Examples.....	20-23
21-1	UART Character Format.....	21-1
21-2	Two UART Multidrop Configurations.....	21-7
21-3	Control Character Table	21-8
21-4	Transmit Out-of-Sequence Register (TOSEQ)	21-9

Figures

Figure Number	Title	Page Number
21-5	Asynchronous UART Transmitter	21-10
21-6	Protocol-Specific Mode Register for UART (PSMR)	21-13
21-7	SCC UART Receiving using RxBDs.....	21-16
21-8	SCC UART Receive Buffer Descriptor (RxBD)	21-17
21-9	SCC UART Transmit Buffer Descriptor (TxBD)	21-18
21-10	SCC UART Interrupt Event Example	21-20
21-11	SCC UART Event Register (SCCE) and Mask Register (SCCM)	21-20
21-12	SCC Status Register for UART Mode (SCCS)	21-21
22-1	HDLC Framing Structure.....	22-2
22-2	HDLC Address Recognition	22-4
22-3	HDLC Mode Register (PSMR).....	22-7
22-4	SCC HDLC Receive Buffer Descriptor (RxBD)	22-8
22-5	SCC HDLC Receiving Using RxBDs.....	22-10
22-6	SCC HDLC Transmit Buffer Descriptor (TxBD)	22-11
22-7	HDLC Event Register (SCCE)/HDLC Mask Register (SCCM)	22-12
22-8	SCC HDLC Interrupt Event Example.....	22-13
22-9	CC HDLC Status Register (SCCS)	22-14
22-10	Typical HDLC Bus Multimaster Configuration.....	22-17
22-11	Typical HDLC Bus Single-Master Configuration.....	22-18
22-12	Detecting an HDLC Bus Collision.....	22-19
22-13	Nonsymmetrical Tx Clock Duty Cycle for Increased Performance	22-20
22-14	HDLC Bus Transmission Line Configuration	22-20
22-15	Delayed RTS Mode.....	22-21
22-16	HDLC Bus TDM Transmission Line Configuration	22-21
23-1	Classes of BISYNC Frames	23-1
23-2	Control Character Table and RCCM.....	23-6
23-3	BISYNC SYNC (BSYNC)	23-7
23-4	BISYNC DLE (BDLE)	23-8
23-5	Protocol-Specific Mode Register for BISYNC (PSMR)	23-10
23-6	SCC BISYNC RxBD	23-12
23-7	SCC BISYNC Transmit BD (TxBD).....	23-14
23-8	BISYNC Event Register (SCCE)/BISYNC Mask Register (SCCM)	23-16
23-9	SCC Status Registers (SCCS)	23-16
24-1	Sending Transparent Frames between PowerQUICC IIs.....	24-4
24-2	SCC Transparent Receive Buffer Descriptor (RxBD)	24-8
24-3	SCC Transparent Transmit Buffer Descriptor (TxBD)	24-10
24-4	SCC Transparent Event Register (SCCE)/Mask Register (SCCM).....	24-11
24-5	SCC Status Register in Transparent Mode (SCCS)	24-12
25-1	Ethernet Frame Structure	25-1
25-2	Ethernet Block Diagram.....	25-2
25-3	Connecting the PowerQUICC II to Ethernet	25-4

Figures

Figure Number	Title	Page Number
25-4	Ethernet Address Recognition Flowchart	25-11
25-5	Ethernet Mode Register (PSMR)	25-14
25-6	SCC Ethernet RxBD	25-16
25-7	Ethernet Receiving using RxBDs	25-18
25-8	SCC Ethernet TxBD.....	25-19
25-9	SCC Ethernet Event Register (SCCE)/Mask Register (SCCM)	25-20
25-10	Ethernet Interrupt Events Example	25-21
26-1	LocalTalk Frame Format.....	26-1
26-2	Connecting the PowerQUICC II to LocalTalk.....	26-3
27-1	SMC Block Diagram.....	27-1
27-2	SMC Mode Registers (SMCMR1/SMCMR2).....	27-3
27-3	SMC Memory Structure.....	27-5
27-4	SMC Function Code Registers (RFCR/TFCR).....	27-8
27-5	SMC UART Frame Format.....	27-10
27-6	SMC UART RxBD	27-14
27-7	RxBD Example	27-16
27-8	SMC UART TxBD.....	27-17
27-9	SMC UART Event Register (SMCE)/Mask Register (SMCM)	27-18
27-10	SMC UART Interrupts Example.....	27-19
27-11	Synchronization with SMSYN _x	27-23
27-12	Synchronization with the TSA.....	27-24
27-13	SMC Transparent RxBD	27-26
27-14	SMC Transparent Event Register (SMCE)/Mask Register (SMCM)	27-29
27-15	SMC Monitor Channel RxBD.....	27-32
27-16	SMC Monitor Channel TxBD.....	27-33
27-17	SMC C/I Channel RxBD.....	27-34
27-18	SMC C/I Channel TxBD.....	27-34
27-19	SMC GCI Event Register (SMCE)/Mask Register (SMCM)	27-35
28-1	BD Structure for One MCC	28-3
28-2	TSTATE High Byte	28-7
28-3	INTMSK Mask Bits	28-8
28-4	Channel Mode Register (CHAMR)	28-8
28-5	Rx Internal State (RSTATE) High Byte	28-10
28-6	Channel Mode Register (CHAMR)—Transparent Mode	28-13
28-7	INTMSK Mask Bits	28-15
28-8	Channel Mode Register (CHAMR)—CES Mode.....	28-16
28-9	Extended Channel Mode Register (ECHAMR).....	28-22
28-10	SS7 Configuration Register (SS7_OPT)	28-24
28-11	Mask1 Format	28-26
28-12	Mask2 Format	28-26
28-13	Super Channel Table Entry	28-29

Figures

Figure Number	Title	Page Number
28-14	Transmitter Super Channel Example	28-31
28-15	Receiver Super Channel with Slot Synchronization Example	28-32
28-16	Receiver Super Channel without Slot Synchronization Example	28-33
28-17	SI MCC Configuration Register (MCCF).....	28-33
28-18	Interrupt Circular Table.....	28-36
28-19	MCC Event Register (MCCE)/Mask Register (MCCM).....	28-37
28-20	Interrupt Circular Table Entry	28-38
28-21	MCC Receive Buffer Descriptor (RxBD).....	28-43
28-22	MCC Transmit Buffer Descriptor (TxBD).....	28-46
29-1	FCC Block Diagram.....	29-3
29-2	General FCC Mode Register (GFMR).....	29-4
29-3	FCC Data Synchronization Register (FDSR)	29-8
29-4	FCC Transmit-on-Demand Register (FTODR).....	29-9
29-5	FCC Memory Structure.....	29-10
29-6	Buffer Descriptor Format.....	29-10
29-7	Function Code Register (FCRx)	29-13
29-8	Output Delay from RTS Asserted	29-18
29-9	Output Delay from CTS Asserted.....	29-18
29-10	CTS Lost	29-19
29-11	Using CD to Control Reception	29-20
30-1	APC Scheduling Table Mechanism	30-9
30-2	VBR Pacing Using the GCRA (Leaky Bucket Algorithm)	30-12
30-3	External CAM Data Input Fields	30-14
30-4	External CAM Output Fields	30-14
30-5	Address Compression Mechanism.....	30-15
30-6	General VCOFFSET Formula for Contiguous VCLTs	30-16
30-7	VP Pointer Address Compression.....	30-17
30-8	VC Pointer Address Compression	30-18
30-9	ATM Address Recognition Flowchart	30-19
30-10	PowerQUICC II's ABR Basic Model	30-20
30-11	ABR Transmit Flow	30-22
30-12	ABR Transmit Flow (Continued).....	30-23
30-13	ABR Transmit Flow (Continued).....	30-24
30-14	ABR Receive Flow	30-25
30-15	Rate Format for RM Cells.....	30-26
30-16	Rate Formula for RM Cells.....	30-26
30-17	Performance Monitoring Cell Structure (FMCs and BRCs).....	30-29
30-18	FMC, BRC Insertion	30-31
30-19	Format of User-Defined Cells.....	30-32
30-20	External CAM Address in UDC Extended Address Mode.....	30-33
30-21	ATM-to-TDM Interworking.....	30-34

Figures

Figure Number	Title	Page Number
30-22	VCI Filtering Enable Bits	30-39
30-23	Global Mode Entry (GMODE)	30-40
30-24	Example of a 1024-Entry Receive Connection Table	30-42
30-25	Receive Connection Table (RCT) Entry	30-43
30-26	AAL5 Protocol-Specific RCT	30-46
30-27	AAL5-ABR Protocol-Specific RCT	30-47
30-28	AAL1 Protocol-Specific RCT	30-47
30-29	AAL0 Protocol-Specific RCT	30-49
30-30	Transmit Connection Table (TCT) Entry	30-50
30-31	AAL5 Protocol-Specific TCT	30-55
30-32	AAL1 Protocol-Specific TCT	30-56
30-33	AAL0 Protocol-Specific TCT	30-57
30-34	Transmit Connection Table Extension (TCTE)—VBR Protocol-Specific	30-58
30-35	UBR+ Protocol-Specific TCTE	30-59
30-36	ABR Protocol-Specific TCTE	30-60
30-37	OAM Performance Monitoring Table	30-62
30-38	ATM Pace Control Data Structure	30-64
30-39	The APC Scheduling Table Structure	30-65
30-40	Control Slot	30-66
30-41	Transmit Buffers and BD Table Example	30-67
30-42	Receive Static Buffer Allocation Example	30-68
30-43	Receive Global Buffer Allocation Example	30-69
30-44	Free Buffer Pool Structure	30-69
30-45	Free Buffer Pool Entry	30-70
30-46	AAL5 RxBD	30-71
30-47	AAL1 RxBD	30-73
30-48	AAL0 RxBD	30-74
30-49	User-Defined Cell—RxBD Extension	30-76
30-50	AAL5 TxBD	30-76
30-51	AAL1 TxBD	30-78
30-52	AAL0 TxBDs	30-79
30-53	User-Defined Cell—TxBD Extension	30-80
30-54	AAL1 Sequence Number (SN) Protection Table	30-80
30-55	Interrupt Queue Structure	30-82
30-56	Interrupt Queue Entry	30-82
30-57	UTOPIA Master Mode Signals	30-84
30-58	UTOPIA Slave Mode Signals	30-86
30-59	FCC ATM Mode Register (FPSMR)	30-88
30-60	ATM Event Register (FCCE)/FCC Mask Register (FCCM)	30-91
30-61	FCC Transmit Internal Rate Registers (FTIRR _x)	30-92
30-62	FCC Transmit Internal Rate Clocking	30-92

Figures

Figure Number	Title	Page Number
30-63	COMM_INFO Field	30-93
30-64	AAL1 CES SRTS Generation Using External Logic.....	30-94
30-65	AAL1 CES SRTS Clock Recovery Using External Logic	30-95
31-1	AAL1 Transmit Cell Format	31-3
31-2	AAL1 SDT Cells Type.....	31-3
31-3	AAL1 Framing Formats.....	31-4
31-4	AAL1 CES Receiver Data flow	31-6
31-5	ATM-to-TDM Interworking.....	31-7
31-6	TDM-to-ATM Interworking.....	31-8
31-7	Mapping CAS Data on a Serial Interface.....	31-10
31-8	Internal CAS Block Formats.....	31-11
31-9	Mapping CAS Entry.....	31-12
31-10	AAL1 CES CAS Routing Table (CRT)	31-12
31-11	AAL1 CES CAS Routing Table Entry.....	31-12
31-12	CAS Flow TDM-to-ATM.....	31-13
31-13	CAS Flow ATM-to-TDM.....	31-14
31-14	Data Structure for ATM-to-TDM Adaptive Slip Control	31-16
31-15	CES Adaptive Threshold Table.....	31-17
31-16	Pre-Underrun Sequence	31-18
31-17	Pre-Overrun Sequence	31-19
31-18	Recoverable Sync Fail sequence options	31-20
31-19	3-Step-SN-Algorithm.....	31-21
31-20	Pointer verification mechanism	31-22
31-21	Receive Connection Table (RCT) Entry	31-26
31-22	AAL1 CES Protocol-Specific RCT	31-28
31-23	Transmit Connection Table (TCT) Entry	31-31
31-24	AAL1 CES Protocol-Specific TCT.....	31-34
31-25	Outgoing CAS Status Register (OCASSR).....	31-35
31-26	Transmit Buffers and BD Table Example	31-37
31-27	Receive Buffers and BD Table Example	31-38
31-28	AAL1 CES RxBD.....	31-39
31-29	AAL1 CES TxBD	31-40
31-30	AAL1 CES Interrupt Queue Entry.....	31-41
31-31	AAL1 Sequence Number (SN) Protection Table.....	31-43
31-32	TDM-to-ATM Timing Issue.....	31-45
32-1	AAL2 Data Units	32-1
32-2	AAL2 Sublayer Structure.....	32-2
32-3	AAL2 Switching Example	32-3
32-4	Round Robin Priority	32-6
32-5	Fixed Priority Mode	32-7
32-6	AAL2 Protocol-Specific Transmit Connection Table (TCT).....	32-9

Figures

Figure Number	Title	Page Number
32-7	CPS Tx Queue Descriptor (TxQD).....	32-14
32-8	Buffer Structure Example for CPS Packets.....	32-15
32-9	CPS TxBD.....	32-16
32-10	CPS Packet Header Format.....	32-17
32-11	SSSAR Tx Queue Descriptor.....	32-17
32-12	SSSAR TxBD	32-19
32-13	CID Mapping Process	32-22
32-14	AAL2 Switching	32-23
32-15	AAL2 Protocol-Specific Receive Connection Table (RCT).....	32-24
32-16	CPS Rx Queue Descriptor.....	32-27
32-17	CPS Receive Buffer Descriptor	32-28
32-18	CPS Switch Rx Queue Descriptor	32-30
32-19	Switch Receive/Transmit Buffer Descriptor	32-30
32-20	SSSAR Rx Queue Descriptor	32-32
32-21	SSSAR Receive Buffer Descriptor	32-33
32-22	UDC Header Table.....	32-38
32-23	AAL2 Interrupt Queue Entry CID \neq 0	32-39
32-24	AAL2 Interrupt Queue Entry CID = 0.....	32-39
33-1	Basic Concept of IMA	33-5
33-2	Illustration of IMA Frames	33-6
33-3	IMA Microcode Overview.....	33-6
33-4	IMA Frame and ICP Cell Formats.....	33-10
33-5	IMA Transmit Task Interaction.....	33-12
33-6	Transmit Queue Normal Operating State.....	33-14
33-7	Transmit Queue Behavior: Link Clock Rate Same as TRL.....	33-14
33-8	Transmit Queue Behavior: Link Clock Rate Slower than TRL.....	33-15
33-9	Transmit Queue Behavior: Link Clock Rate Faster than TRL, Worst-Case Event Sequence	33-16
33-10	IMA Receive Task Interaction	33-17
33-11	IMA Microcode: Receive Process	33-21
33-12	IMA Root Table Data Structures.....	33-25
33-13	IMA Control (IMACNTL).....	33-29
33-14	IMA Group Transmit Control (IGTCNTL).....	33-31
33-15	IMA Group Transmit State (IGTSTATE).....	33-32
33-16	Transmit Group Order Table Entry	33-32
33-17	IMA Group Receive Control (IGRCNTL).....	33-38
33-18	IMA Group Receive State (IGRSTATE).....	33-39
33-19	IMA Receive Group Frame Size (IGRSTATE)	33-40
33-20	Receive Group Order Table Entry.....	33-40
33-21	IMA Link Transmit Control (ILTCNTL).....	33-42
33-22	IMA Link Transmit State (ILTSTATE).....	33-43

Figures

Figure Number	Title	Page Number
33-23	IMA Transmit Interrupt Status (ITINTSTAT).....	33-43
33-24	IMA Link Receive Control (ILRCNTL).....	33-46
33-25	IMA Link Receive State (ILRSTATE).....	33-47
33-26	IMA Transmit Queue	33-48
33-27	Cell Buffer in Delay Compensation Buffer.....	33-49
33-28	IMA Delay Compensation Buffer	33-49
33-29	IMA Interrupt Queue Entry.....	33-50
33-30	IDMA Event/Mask Registers in IDCR Mode (IDSR/IDMR)	33-55
33-31	COMM_INFO Field	33-58
33-32	IMA Microcode/Software Interaction.....	33-59
33-33	Near-End versus Far-End	33-65
34-1	Serial ATM Using FCC2 and TC Blocks (Single Channel).....	34-1
34-2	TC Layer Block Diagram.....	34-4
34-3	TC Cell Delineation State Machine	34-5
34-4	HEC: Receiver Modes of Operation	34-6
34-5	TC Layer Mode Register (TCMODEx).....	34-8
34-6	Cell Delineation State Machine Register (CDSMRx)	34-9
34-7	TC Layer Event Register (TCERx).....	34-10
34-8	TC Layer General Event Register (TCGER)	34-11
34-9	TC Layer General Status Register (TCGSR).....	34-12
34-10	TC Operation in FCC External Rate Mode.....	34-14
34-11	TC Operation in FCC Internal Rate Mode (Sub Rate Mode)	34-15
34-12	Example of Serial ATM Application	34-16
35-1	Ethernet Frame Structure	35-1
35-2	Ethernet Block Diagram	35-2
35-3	Connecting the PowerQUICC II to Ethernet	35-4
35-4	Ethernet Address Recognition Flowchart	35-16
35-5	FCC Ethernet Mode Registers (FPSMR).....	35-19
35-6	Ethernet Event Register (FCCE)/Mask Register (FCCM).....	35-20
35-7	Ethernet Interrupt Events Example	35-22
35-8	Fast Ethernet Receive Buffer (RxBd)	35-23
35-9	Ethernet Receiving Using RxBd.....	35-25
35-10	Fast Ethernet Transmit Buffer (TxBD)	35-26
36-1	HDLC Framing Structure.....	36-2
36-2	HDLC Address Recognition Example	36-5
36-3	HDLC Mode Register (FPSMR).....	36-8
36-4	FCC HDLC Receiving Using RxBd.....	36-10
36-5	FCC HDLC Receive Buffer Descriptor (RxBd)	36-11
36-6	FCC HDLC Transmit Buffer Descriptor (TxBD)	36-12
36-7	HDLC Event Register (FCCE)/Mask Register (FCCM)	36-14
36-8	HDLC Interrupt Event Example	36-16

Figures

Figure Number	Title	Page Number
36-9	FCC Status Register (FCCS).....	36-16
37-1	In-Line Synchronization Pattern	37-2
37-2	Sending Transparent Frames between PowerQUICC IIs.....	37-4
38-1	SPI Block Diagram	38-1
38-2	Single-Master/Multi-Slave Configuration	38-3
38-3	Multimaster Configuration.....	38-5
38-4	SPMODE—SPI Mode Register	38-6
38-5	SPI Transfer Format with SPMODE[CP] = 0.....	38-7
38-6	SPI Transfer Format with SPMODE[CP] = 1	38-8
38-7	SPIE/SPIM—SPI Event/Mask Registers	38-9
38-8	SPCOM—SPI Command Register	38-10
38-9	RFCR/TFCR—Function Code Registers.....	38-12
38-10	SPI Memory Structure.....	38-13
38-11	SPI RxBD.....	38-14
38-12	SPI TxBD	38-15
39-1	I ² C Controller Block Diagram	39-1
39-2	I ² C Master/Slave General Configuration.....	39-2
39-3	I ² C Transfer Timing.....	39-3
39-4	I ² C Master Write Timing	39-3
39-5	I ² C Master Read Timing	39-4
39-6	I ² C Mode Register (I2MOD).....	39-6
39-7	I ² C Address Register (I2ADD).....	39-7
39-8	I ² C Baud Rate Generator Register (I2BRG).....	39-7
39-9	I ² C Event/Mask Registers (I2CER/I2CMR)	39-8
39-10	I ² C Command Register (I2COM).....	39-8
39-11	I ² C Function Code Registers (RFCR/TFCR).....	39-10
39-12	I ² C Memory Structure.....	39-12
39-13	I ² C RxBD.....	39-13
39-14	I ² C TxBD	39-14
40-1	Port Open-Drain Registers (PODRA–PODRD)	40-2
40-2	Port Data Registers (PDATA–PDATD)	40-3
40-3	Port Data Direction Register (PDIR)	40-3
40-4	Port Pin Assignment Register (PPARA–PPARD).....	40-4
40-5	Special Options Registers (PSORA–POSRD).....	40-5
40-6	Port Functional Operation.....	40-6
40-7	Primary and Secondary Option Programming.....	40-8



Figures

**Figure
Number**

Title

**Page
Number**

Tables

Table Number	Title	Page Number
i	Changes to MPC8260 Family Reference Manual, Rev. 1	lxxviii
ii	Device- and Silicon-Specific Notations	lxxviii
iii	Acronyms and Abbreviated Terms	lxxxiii
iv	Terminology Conventions	lxxxvi
v	Instruction Field Conventions	lxxxvii
1-1	PowerQUICC II Serial Protocols	1-12
1-2	Serial Performance	1-13
1-3	MPC8250 Serial Performance	1-14
2-1	HID0 Field Descriptions	2-11
2-2	HID1 Field Descriptions	2-14
2-3	HID2 Field Descriptions	2-14
2-4	Exception Classifications for the Processor Core	2-22
2-5	Exceptions and Conditions	2-22
2-6	Integer Divide Latency	2-27
2-7	Major Differences between PowerQUICC II's G2 Core and the MPC603e User's Manual	2-28
3-1	Internal Memory Map	3-1
4-1	System Configuration and Protection Functions	4-2
4-2	Interrupt Source Priority Levels	4-10
4-3	Encoding the Interrupt Vector	4-14
4-4	SICR Field Descriptions	4-18
4-5	SIPRR Field Descriptions	4-19
4-6	SCPRR_H Field Descriptions	4-20
4-7	SCPRR_L Field Descriptions	4-21
4-8	SIEXR Field Descriptions	4-26
4-9	BCR Field Descriptions	4-27
4-10	PPC_ACR Field Descriptions	4-30
4-11	LCL_ACR Field Descriptions	4-31
4-12	SIUMCR Register Field Descriptions	4-33
4-13	IMMR Field Descriptions	4-37
4-14	SYPCR Field Descriptions	4-38
4-15	TESCR1 Field Descriptions	4-39
4-16	TESCR2 Field Descriptions	4-41
4-17	L_TESCR1 Field Descriptions	4-42
4-18	L_TESCR2 Field Descriptions	4-43
4-19	TMCNTSC Field Descriptions	4-44
4-20	TMCNTAL Field Descriptions	4-45
4-21	PISCR Field Descriptions	4-46
4-22	PITC Field Descriptions	4-47

Tables

Table Number	Title	Page Number
4-23	PITR Field Descriptions.....	4-48
4-24	PCIBRx Field Descriptions.....	4-49
4-25	PCIMSKx Field Descriptions	4-49
4-26	SIU Pins Multiplexing Control	4-50
5-1	Reset Causes	5-1
5-2	Reset Actions for Each Reset Source.....	5-2
5-3	RSR Field Descriptions.....	5-4
5-4	RMR Field Descriptions	5-6
5-5	RSTCONF Connections in Multiple-PowerQUICC II Systems.....	5-6
5-6	Configuration EPROM Addresses	5-7
5-7	Hard Reset Configuration Word Field Descriptions	5-8
6-1	External Signals	6-3
7-1	Data Bus Lane Assignments	7-13
7-2	DP[0–7] Signal Assignments	7-14
8-1	Terminology	8-1
8-2	Transfer Type Encoding	8-10
8-3	Transfer Code Encoding for 60x Bus.....	8-12
8-4	Transfer Size Signal Encoding.....	8-13
8-5	Burst Ordering.....	8-14
8-6	Aligned Data Transfers	8-14
8-7	Unaligned Data Transfer Example (4-Byte Example).....	8-15
8-8	Data Bus: Read Cycle Requirements and Write Cycle Content	8-18
8-9	Address and Size State Calculations	8-19
8-10	Data Bus Contents for Extended Write Cycles	8-20
8-11	Data Bus Requirements for Extended Read Cycles.....	8-20
8-12	Address and Size State for Extended Transfers	8-21
9-1	PCI Terminology.....	9-6
9-2	PCI Command Definitions.....	9-7
9-3	Internal Memory Map	9-27
9-4	POTARx Field Descriptions	9-31
9-5	POBARx Field Descriptions.....	9-31
9-6	POCMRx Field Descriptions	9-32
9-7	PTCR Field Descriptions	9-33
9-8	GPCR Field Descriptions.....	9-34
9-9	PCI_GCR Field Descriptions.....	9-35
9-10	ESR Field Descriptions.....	9-36
9-11	EMR Field Descriptions.....	9-37
9-12	ECR Field Descriptions	9-39
9-13	PCI_EACR Field Descriptions	9-40
9-14	PCI_EDCR Field Description.....	9-40
9-15	PCI_ECCR Field Descriptions.....	9-41

Tables

Table Number	Title	Page Number
9-16	PITARx Field Descriptions	9-42
9-17	PIBARx Field Descriptions	9-43
9-18	PICMRx Field Descriptions.....	9-44
9-19	PCI Bridge PCI Configuration Registers	9-45
9-20	Vendor ID Register Description	9-47
9-21	Device ID Register Description	9-47
9-22	PCI Bus Command Register Description.....	9-48
9-23	PCI Bus Status Register Description.....	9-49
9-24	Revision ID Register Description	9-50
9-25	PCI Bus Programming Interface Register Description	9-50
9-26	Subclass Code Register Description	9-51
9-27	PCI Bus Base Class Code Register Description	9-51
9-28	PCI Bus Cache Line Size Register Description	9-52
9-29	PCI Bus Latency Timer Register Description.....	9-52
9-30	Header Type Register Description	9-53
9-31	BIST Control Register Description.....	9-53
9-32	PIMMRBAR Field Descriptions.....	9-54
9-33	GPLABARx Field Descriptions.....	9-55
9-34	Subsystem Vendor ID Register Description.....	9-56
9-35	Subsystem Device ID Description Register	9-56
9-36	PCI Bus Capabilities Pointer Register Description.....	9-56
9-37	PCI Bus Interrupt Line Register Description	9-57
9-38	PCI Bus Interrupt Pin Register Description	9-57
9-39	PCI Bus MIN GNT Description.....	9-58
9-40	PCI Bus MAX LAT Description	9-58
9-41	PCI Bus Function Register Field Descriptions	9-59
9-42	PCI Bus Arbiter Configuration Register Field Description	9-60
9-43	Hot Swap Register Block Field Descriptions	9-61
9-44	Hot Swap Control Status Register Field Descriptions	9-61
9-45	Bit Settings for Register Initialization Data Structure	9-64
9-46	IMRx Field Descriptions.....	9-66
9-47	OMRx Field Descriptions	9-67
9-48	ODR Field Descriptions.....	9-68
9-49	IDR Field Descriptions	9-69
9-50	IFHPR Field Descriptions	9-71
9-51	IFTPR Field Descriptions	9-72
9-52	IPHPR Field Descriptions.....	9-73
9-53	IPTPR Field Descriptions.....	9-74
9-54	OFHPR Field Descriptions	9-75
9-55	OFTPR Field Descriptions.....	9-75
9-56	OPHPR Field Descriptions	9-76

Tables

Table Number	Title	Page Number
9-57	OPTPR Field Descriptions	9-77
9-58	IFQPR Field Descriptions	9-78
9-59	OFQPR Field Descriptions	9-78
9-60	OMISR Field Descriptions.....	9-79
9-61	OMIMR Field Descriptions	9-80
9-62	IMISR Field Descriptions	9-81
9-63	IMIMR Field Descriptions.....	9-82
9-64	MUCR Field Descriptions	9-83
9-65	QBAR Field Descriptions	9-84
9-66	DMAMRx Field Descriptions.....	9-89
9-67	DMASRx Field Descriptions	9-91
9-68	DMACDARx Field Descriptions.....	9-92
9-69	DMASARx Field Descriptions	9-92
9-70	DMADARx Field Descriptions	9-93
9-71	DMABCRx Field Descriptions.....	9-94
9-72	DMANDARx Field Descriptions.....	9-94
9-73	DMA Segment Descriptor Fields.....	9-95
10-1	Dedicated PLL Pins	10-6
10-2	SCCR Field Descriptions	10-8
10-3	SCMR Field Descriptions	10-10
10-4	60x Bus-to-Core Frequency	10-11
11-1	Number of PSDVAL Assertions Needed for TA Assertion	11-11
11-2	BADDR Connections.....	11-12
11-3	60x Bus Memory Controller Registers	11-12
11-4	BRx Field Descriptions	11-13
11-5	ORx Field Descriptions (SDRAM Mode)	11-16
11-6	ORx—GPCM Mode Field Descriptions	11-17
11-7	Option Register (ORx)—UPM Mode	11-19
11-8	PSDMR Field Descriptions.....	11-21
11-9	LSDMR Field Descriptions	11-23
11-10	Machine x Mode Registers (MxMR).....	11-27
11-11	MDR Field Descriptions	11-29
11-12	MAR Field Description.....	11-30
11-13	60x Bus-Assigned UPM Refresh Timer (PURT).....	11-30
11-14	Local Bus-Assigned UPM Refresh Timer (LURT).....	11-31
11-15	60x Bus-Assigned SDRAM Refresh Timer (PSRT)	11-31
11-16	LSRT Field Descriptions.....	11-32
11-17	MPTPR Field Descriptions	11-32
11-18	SDRAM Interface Signals	11-33
11-19	SDRAM Interface Commands	11-36
11-20	SDRAM Address Multiplexing (A0–A15)	11-38

Tables

Table Number	Title	Page Number
11-21	SDRAM Address Multiplexing (A16–A31)	11-38
11-22	60x Address Bus Partition.....	11-49
11-23	SDRAM Device Address Port during activate Command.....	11-49
11-24	SDRAM Device Address Port during read/write Command	11-49
11-25	Register Settings (Page-Based Interleaving).....	11-50
11-26	60x Address Bus Partition.....	11-50
11-27	SDRAM Device Address Port during activate Command.....	11-51
11-28	SDRAM Device Address Port during read/write Command	11-51
11-29	Register Settings (Bank-Based Interleaving).....	11-51
11-30	GPCM Interfaces Signals.....	11-52
11-31	GPCM Strobe Signal Behavior	11-53
11-32	TRLX and EHTR Combinations.....	11-59
11-33	. Boot Bank Field Values after Reset	11-62
11-34	UPM Interfaces Signals	11-63
11-35	UPM Routines Start Addresses.....	11-65
11-36	RAM Word Bit Settings	11-71
11-37	MxMR Loop Field Usage	11-76
11-38	UPM Address Multiplexing.....	11-77
11-39	60x Address Bus Partition.....	11-80
11-40	DRAM Device Address Port during an activate command	11-80
11-41	Register Settings	11-80
11-42	UPMs Attributes Example	11-82
11-43	UPMs Attributes Example	11-89
11-44	EDO Connection Field Value Example	11-92
13-1	TAP Signals.....	13-2
13-2	Instruction Decoding.....	13-6
14-1	Possible PowerQUICC II Applications.....	14-4
14-2	Peripheral Prioritization	14-7
14-3	RISC Controller Configuration Register Field Descriptions	14-9
14-4	RTSCR Field Descriptions.....	14-11
14-5	RISC Microcode Revision Number	14-12
14-6	CP Command Register Field Descriptions	14-13
14-7	CP Command Opcodes	14-15
14-8	Command Descriptions.....	14-16
14-9	Buffer Descriptor Format.....	14-20
14-10	Parameter RAM	14-21
14-11	RISC Timer Table Parameter RAM.....	14-23
14-12	TM_CMD Field Descriptions	14-24
15-1	SIx RAM Entry (MCC = 0)	15-11
15-2	SIx RAM Entry (MCC = 1)	15-13
15-3	SIx RAM Entry Descriptions.....	15-14

Tables

Table Number	Title	Page Number
15-4	SIxGMR Field Descriptions.....	15-17
15-5	SIxMR Field Descriptions	15-18
15-6	SIxRSR Field Descriptions	15-24
15-7	SIxCMDR Field Description	15-25
15-8	SIxSTR Field Descriptions	15-25
15-9	IDL Signal Descriptions.....	15-27
15-10	SIx RAM Entries for an IDL Interface	15-29
15-11	GCI Signals	15-31
15-12	SIx RAM Entries for a GCI Interface (SCIT Mode)	15-33
16-1	Clock Source Options	16-6
16-2	CMXUAR Field Descriptions.....	16-7
16-3	CMXSI1CR Field Descriptions	16-12
16-4	CMXSI2CR Field Descriptions	16-13
16-5	CMXFCR Field Descriptions.....	16-14
16-6	CMXSCR Field Descriptions.....	16-16
16-7	CMXSMR Field Descriptions.....	16-19
17-1	BRGCx Field Descriptions	17-3
17-2	BRG External Clock Source Options.....	17-4
17-3	Typical Baud Rates for Asynchronous Communication	17-5
18-1	TGCR1 Field Descriptions.....	18-4
18-2	TGCR2 Field Descriptions.....	18-5
18-3	TMR1–TMR4 Field Descriptions	18-6
18-4	TER Field Descriptions.....	18-8
19-1	SDSR Field Descriptions	19-3
19-2	PDTEM and LDTEM Field Descriptions	19-4
19-3	IDMA Transfer Parameters	19-6
19-4	IDMAx Parameter RAM.....	19-18
19-5	DCM Field Descriptions	19-20
19-6	IDMA Channel Data Transfer Operation.....	19-21
19-7	Valid Memory-to-Memory STS/DTS Values.....	19-22
19-8	Valid STS/DTS Values for Peripherals	19-23
19-9	IDSR/IDMR Field Descriptions.....	19-24
19-10	IDMA BD Field Descriptions	19-25
19-11	IDMA Bus Exceptions	19-28
19-12	Parallel I/O Register Programming—Port C	19-29
19-13	Parallel I/O Register Programming—Port A	19-30
19-14	Parallel I/O Register Programming—Port D	19-30
19-15	Example: Peripheral-to-Memory Mode—IDMA2	19-30
19-16	Example: Memory-to-Peripheral Fly-By Mode (on 60x)—IDMA3	19-32
19-17	Programming Example: Memory-to-Memory (PCI-to-60x)—IDMA1	19-33
20-1	GSMR_H Field Descriptions	20-3

Tables

Table Number	Title	Page Number
20-2	GSMR_L Field Descriptions	20-5
20-3	TODR Field Descriptions	20-10
20-4	SCC Parameter RAM Map for All Protocols.....	20-13
20-5	Parameter RAM—SCC Base Addresses.....	20-15
20-6	RFCR _x /TFCHR _x Field Descriptions.....	20-15
20-7	SCC _x Event, Mask, and Status Registers	20-16
20-8	Preamble Requirements	20-22
20-9	DPLL Codings	20-24
21-1	UART-Specific SCC Parameter RAM Memory Map.....	21-4
21-2	Transmit Commands	21-6
21-3	Receive Commands.....	21-6
21-4	Control Character Table, RCCM, and RCCR Descriptions.....	21-8
21-5	TOSEQ Field Descriptions	21-9
21-6	DSR Fields Descriptions	21-11
21-7	Transmission Errors	21-11
21-8	Reception Errors	21-12
21-9	PSMR UART Field Descriptions.....	21-13
21-10	SCC UART RxB _D Status and Control Field Descriptions	21-17
21-11	SCC UART Tx _B _D Status and Control Field Descriptions	21-18
21-12	SCCE/SCCM Field Descriptions for UART Mode	21-21
21-13	UART SCCS Field Descriptions.....	21-22
21-14	UART Control Characters for S-Records Example.....	21-23
22-1	HDLC-Specific SCC Parameter RAM Memory Map	22-3
22-2	Transmit Commands	22-5
22-3	Receive Commands	22-5
22-4	Transmit Errors	22-6
22-5	Receive Errors.....	22-6
22-6	PSMR HDLC Field Descriptions.....	22-7
22-7	SCC HDLC RxB _D Status and Control Field Descriptions.....	22-8
22-8	SCC HDLC Tx _B _D Status and Control Field Descriptions	22-11
22-9	SCCE/SCCM Field Descriptions	22-12
22-10	HDLC SCCS Field Descriptions.....	22-14
23-1	SCC BISYNC Parameter RAM Memory Map	23-3
23-2	Transmit Commands	23-5
23-3	Receive Commands.....	23-5
23-4	Control Character Table and RCCM Field Descriptions	23-7
23-5	BISYNC Field Descriptions.....	23-8
23-6	BDLE Field Descriptions.....	23-9
23-7	Receiver SYNC Pattern Lengths of the DSR.....	23-9
23-8	Transmit Errors	23-10
23-9	Receive Errors.....	23-10

Tables

Table Number	Title	Page Number
23-10	PSMR Field Descriptions.....	23-11
23-11	SCC BISYNC RxBD Status and Control Field Descriptions	23-12
23-12	SCC BISYNC TxBD Status and Control Field Descriptions	23-14
23-13	SCCE/SCCM Field Descriptions	23-16
23-14	SCCS Field Descriptions	23-17
23-15	Control Characters	23-18
24-1	Receiver SYNC Pattern Lengths of the DSR.....	24-3
24-2	SCC Transparent Parameter RAM Memory Map.....	24-6
24-3	Transmit Commands	24-6
24-4	Receive Commands.....	24-7
24-5	Transmit Errors	24-7
24-6	Receive Errors.....	24-8
24-7	SCC Transparent RxBD Status and Control Field Descriptions.....	24-9
24-8	SCC Transparent TxBD Status and Control Field Descriptions	24-10
24-9	SCCE/SCCM Field Descriptions	24-11
24-10	SCCS Field Descriptions	24-12
25-1	SCC Ethernet Parameter RAM Memory Map	25-7
25-2	Transmit Commands	25-10
25-3	Receive Commands.....	25-10
25-4	Transmission Errors	25-13
25-5	Reception Errors	25-14
25-6	PSMR Field Descriptions.....	25-15
25-7	SCC Ethernet RxBD Status and Control Field Descriptions	25-16
25-8	SCC Ethernet TxBD Status and Control Field Descriptions	25-19
25-9	SCCE/SCCM Field Descriptions	25-20
27-1	SMCMR1/SMCMR2 Field Descriptions.....	27-3
27-2	SMC UART and Transparent Parameter RAM Memory Map	27-6
27-3	RFCR/TFCR Field Descriptions.....	27-8
27-4	Transmit Commands	27-12
27-5	Receive Commands.....	27-12
27-6	SMC UART Errors.....	27-13
27-7	SMC UART RxBD Field Descriptions	27-14
27-8	SMC UART TxBD Field Descriptions	27-17
27-9	SMCE/SMCM Field Descriptions	27-18
27-10	SMC Transparent Transmit Commands.....	27-25
27-11	SMC Transparent Receive Commands	27-25
27-12	SMC Transparent Error Conditions	27-26
27-13	SMC Transparent RxBD Field Descriptions.....	27-26
27-14	SMC Transparent TxBD	27-27
27-15	SMC Transparent TxBD Field Descriptions.....	27-27
27-16	SMCE/SMCM Field Descriptions	27-29

Tables

Table Number	Title	Page Number
27-17	SMC GCI Parameter RAM Memory Map	27-31
27-18	SMC GCI Commands	27-32
27-19	SMC Monitor Channel RxBD Field Descriptions	27-33
27-20	SMC Monitor Channel TxBD Field Descriptions	27-33
27-21	SMC C/I Channel RxBD Field Descriptions	27-34
27-22	SMC C/I Channel TxBD Field Descriptions	27-34
27-23	SMCE/SMCM Field Descriptions	27-35
28-1	Global MCC Parameters	28-4
28-2	Channel-Specific Parameters for HDLC.....	28-6
28-3	TSTATE High-Byte Field Descriptions	28-7
28-4	CHAMR Field Descriptions.....	28-9
28-5	RSTATE High-Byte Field Descriptions.....	28-10
28-6	Channel-Specific Parameters for Transparent Operation.....	28-11
28-7	CHAMR Field Descriptions—Transparent Mode	28-13
28-8	CES-Specific Global MCC Parameters	28-15
28-9	CHAMR Field Descriptions—CES Mode.....	28-16
28-10	Channel-Specific Parameters for SS7	28-19
28-11	ECHAMR Fields Description	28-22
28-12	Parameter Values for SUERM in Japanese SS7.....	28-24
28-13	SS7 Configuration Register Fields Description	28-24
28-14	Channel Extra Parameters	28-28
28-15	MCCF Field Descriptions	28-33
28-16	Group Channel Assignments	28-34
28-17	MCC Commands.....	28-35
28-18	MCCE/MCCM Register Field Descriptions	28-37
28-19	Interrupt Circular Table Entry Field Descriptions	28-39
28-20	GUN Error Recovery—.29µm (HiP3) Rev A.1 and B.2 Silicon.....	28-42
28-21	GUN Error Recovery—.29µm (HiP3) Rev B.3 and Subsequent Silicon	28-43
28-22	RxBD Field Descriptions	28-44
28-23	TxBD Field Descriptions	28-46
29-1	Internal Clocks to CPM Clock Frequency Ratio	29-3
29-2	GFMR Register Field Descriptions.....	29-4
29-3	FTODR Field Descriptions	29-9
29-4	FCC Parameter RAM Common to All Protocols except ATM.....	29-12
29-5	FCRx Field Descriptions.....	29-14
30-1	ATM Service Types.....	30-9
30-2	External CAM Input and Output Field Descriptions	30-14
30-3	Field Descriptions for Address Compression	30-16
30-4	VCOFFSET Calculation Examples for Contiguous VCLTs	30-16
30-5	VP-Level Table Entry Address Calculation Example.....	30-17
30-6	VC-Level Table Entry Address Calculation Example	30-18

Tables

Table Number	Title	Page Number
30-7	Fields and their Positions in RM Cells.....	30-26
30-8	Pre-Assigned Header Values at the UNI.....	30-27
30-9	Pre-Assigned Header Values at the NNI.....	30-28
30-10	Performance Monitoring Cell Fields.....	30-30
30-11	ATM Parameter RAM Map.....	30-36
30-12	UEAD_OFFSETs for Extended Addresses in the UDC Extra Header.....	30-39
30-13	VCI Filtering Enable Field Descriptions.....	30-39
30-14	GMODE Field Descriptions.....	30-40
30-15	Receive and Transmit Connection Table Sizes.....	30-41
30-16	RCT Field Descriptions.....	30-44
30-17	RCT Settings (AAL5 Protocol-Specific).....	30-46
30-18	ABR Protocol-Specific RCT Field Descriptions.....	30-47
30-19	AAL1 Protocol-Specific RCT Field Descriptions.....	30-48
30-20	AAL0-Specific RCT Field Descriptions.....	30-49
30-21	TCT Field Descriptions.....	30-53
30-22	AAL5-Specific TCT Field Descriptions.....	30-55
30-23	AAL1 Protocol-Specific TCT Field Descriptions.....	30-56
30-24	AAL0-Specific TCT Field Descriptions.....	30-57
30-25	VBR-Specific TCTE Field Descriptions.....	30-58
30-26	UBR+ Protocol-Specific TCTE Field Descriptions.....	30-59
30-27	ABR-Specific TCTE Field Descriptions.....	30-60
30-28	OAM—Performance Monitoring Table Field Descriptions.....	30-63
30-29	APC Parameter Table.....	30-64
30-30	APC Priority Table Entry.....	30-65
30-31	Control Slot Field Description.....	30-66
30-32	Free Buffer Pool Entry Field Descriptions.....	30-70
30-33	Free Buffer Pool Parameter Table.....	30-70
30-34	Receive and Transmit Buffers.....	30-71
30-35	AAL5 RxBD Field Descriptions.....	30-72
30-36	AAL1 RxBD Field Descriptions.....	30-74
30-37	AAL0 RxBD Field Descriptions.....	30-75
30-38	AAL5 TxBD Field Descriptions.....	30-77
30-39	AAL1 TxBD Field Descriptions.....	30-78
30-40	AAL0 TxBD Field Descriptions.....	30-79
30-41	UNI Statistics Table.....	30-81
30-42	Interrupt Queue Entry Field Description.....	30-83
30-43	Interrupt Queue Parameter Table.....	30-83
30-44	UTOPIA Master Mode Signal Descriptions.....	30-84
30-45	UTOPIA Slave Mode Signals.....	30-86
30-46	UTOPIA Loop-Back Modes.....	30-87
30-47	FCC ATM Mode Register (FPSMR).....	30-88

Tables

Table Number	Title	Page Number
30-48	FCCE/FCCM Field Descriptions	30-91
30-49	FTIRRx Field Descriptions	30-92
30-50	COMM_INFO Field Descriptions	30-94
31-1	CAS Routing Table Entry Field Descriptions	31-13
31-2	CES Adaptive Threshold Table Field Descriptions	31-17
31-3	AAL1 CES Field Descriptions	31-22
31-4	AAL1 CES Parameters	31-25
31-5	RCT Field Descriptions	31-27
31-6	AAL1 CES Protocol-Specific RCT Field Descriptions	31-29
31-7	TCT Field Descriptions	31-32
31-8	AAL1 CES Protocol-Specific TCT Field Descriptions	31-34
31-9	OCASSR Field Descriptions	31-35
31-10	Receive and Transmit Buffers	31-38
31-11	AAL1 CES RxBD Field Descriptions	31-39
31-12	AAL1 CES TxBD Field Descriptions	31-40
31-13	AAL1 CES Interrupt Queue Entry Field Descriptions	31-41
31-14	AAL1 CES DPR Statistics Table	31-43
31-15	AAL1 CES External Statistics Table	31-44
32-1	AAL2 Protocol-Specific Transmit Connection Table (TCT) Field Descriptions	32-11
32-2	CPS TxQD Field Descriptions	32-14
32-3	CPS TxBD Field Descriptions	32-16
32-4	SSSAR TxQD Field Descriptions	32-18
32-5	SSSAR TxBD Field Descriptions	32-19
32-6	AAL2 Protocol-Specific RCT Field Descriptions	32-25
32-7	CPS RxQD Field Descriptions	32-28
32-8	CPS RxBD Field Descriptions	32-29
32-9	CPS Switch RxQD Field Descriptions	32-30
32-10	Switch RxBD Field Descriptions	32-31
32-11	SSSAR RxQD Field Descriptions	32-32
32-12	SSSAR RxBD Field Descriptions	32-34
32-13	AAL2 Parameter RAM	32-35
32-14	AAL2 Interrupt Queue Entry CID \neq 0 Field Descriptions	32-39
32-15	AAL2 Interrupt Queue Entry CID = 0 Field Descriptions	32-40
33-1	IMA Sublayer in Layer Reference Model	33-2
33-2	FCC Parameter RAM Additions	33-26
33-3	IMA Root Table	33-27
33-4	IMACNTL Field Descriptions	33-29
33-5	IMA Group Transmit Table Entry	33-30
33-6	IGTCNTL Field Descriptions	33-31
33-7	IGTSTATE Field Descriptions	33-32
33-8	Transmit Group Order Table Entry Field Descriptions	33-33

Tables

Table Number	Title	Page Number
33-9	ICP Cell Template	33-33
33-10	IMA Group Receive Table Entry	33-36
33-11	IGRCNTL Field Descriptions	33-39
33-12	IGRSTATE Field Descriptions.....	33-39
33-13	IRGFS Field Descriptions	33-40
33-14	Receive Group Order Table Entry Field Descriptions	33-41
33-15	IMA Link Transmit Table Entry	33-41
33-16	ILTCNTL Field Descriptions	33-42
33-17	ILTSTATE Field Descriptions.....	33-43
33-18	ITINTSTAT Field Descriptions.....	33-44
33-19	IMA Link Receive Table Entry	33-44
33-20	ILRCNTL Field Descriptions	33-46
33-21	ILRSTATE Field Descriptions	33-47
33-22	IMA Link Receive Statistics Table Entry	33-48
33-23	IMA Interrupt Queue Entry Field Descriptions	33-51
33-24	Unavailable Features when DREQx used as IDCR Master Clock	33-53
33-25	IDCR IMA Root Parameters.....	33-54
33-26	IDCR Table Entry	33-54
33-27	IDSR/IDMR Field Descriptions.....	33-55
33-28	Examples of APC Programming for IMA	33-56
33-29	COMM_INFO Field Descriptions	33-58
34-1	TC Layer Signals	34-7
34-2	TCMODEx Field Descriptions	34-8
34-3	CDSMRx Field Descriptions	34-9
34-4	TCERx Field Descriptions	34-10
34-5	TCGER Field Descriptions	34-11
34-6	TCGSR Field Descriptions	34-12
34-7	Programming GFMR and FPSMR to Setup the FCC2	34-17
34-8	Enable FCC2	34-17
34-9	Programming the CPM MUX for a TI Application	34-17
34-10	Programming the TC Layer Block.....	34-17
34-11	Programming the SI RAM (Rx or Tx) for a T1 Application	34-18
34-12	Programming SI Registers to Enable TDM	34-18
35-1	Flow Control Frame Structure	35-7
35-2	Ethernet-Specific Parameter RAM	35-8
35-3	Transmit Commands	35-12
35-4	Receive Commands.....	35-12
35-5	RMON Statistics and Counters	35-13
35-6	Transmission Errors	35-18
35-7	Reception Errors	35-18
35-8	FPSMR Ethernet Field Descriptions.....	35-19

Tables

Table Number	Title	Page Number
35-9	FCCE/FCCM Field Descriptions	35-21
35-10	RxBD Field Descriptions	35-23
35-11	Ethernet TxBD Field Definitions	35-26
36-1	FCC HDLC-Specific Parameter RAM Memory Map	36-3
36-2	Transmit Commands	36-5
36-3	Receive Commands	36-6
36-4	HDLC Transmission Errors	36-6
36-5	HDLC Reception Errors	36-7
36-6	FPSMR Field Descriptions	36-8
36-7	RxBD field Descriptions	36-11
36-8	HDLC TxBD Field Descriptions	36-13
36-9	FCCE/FCCM Field Descriptions	36-15
36-10	FCCS Register Field Descriptions	36-17
38-1	SPMODE Field Descriptions	38-6
38-2	Example Conventions	38-8
38-3	SPIE/SPIM Field Descriptions	38-9
38-4	SPCOM Field Descriptions	38-10
38-5	SPI Parameter RAM Memory Map	38-11
38-6	RFCR/TFCR Field Descriptions	38-12
38-7	SPI Commands	38-12
38-8	SPI RxBD Status and Control Field Descriptions	38-14
38-9	SPI TxBD Status and Control Field Descriptions	38-15
39-1	I2MOD Field Descriptions	39-6
39-2	I2ADD Field Descriptions	39-7
39-3	I2BRG Field Descriptions	39-7
39-4	I2CER/I2CMR Field Descriptions	39-8
39-5	I2COM Field Descriptions	39-8
39-6	I ² C Parameter RAM Memory Map	39-9
39-7	RFCR/TFCR Field Descriptions	39-10
39-8	I ² C Transmit/Receive Commands	39-11
39-9	I2C RxBD Status and Control Bits	39-13
39-10	I ² C TxBD Status and Control Bits	39-14
40-1	PODRx Field Descriptions	40-2
40-2	PDIR Field Descriptions	40-3
40-3	PPAR Field Descriptions	40-4
40-4	PSORx Field Descriptions	40-5
40-5	Port A—Dedicated Pin Assignment (PPARA = 1)	40-8
40-6	Port B Dedicated Pin Assignment (PPARB = 1)	40-12
40-7	Port C Dedicated Pin Assignment (PPARC = 1)	40-14
40-8	Port D Dedicated Pin Assignment (PPARD = 1)	40-17
A-1	User-Level PowerPC Registers (non-SPRs)	A-1

Tables

Table Number	Title	Page Number
A-2	User-Level PowerPC SPRs	A-1
A-3	Supervisor-Level PowerPC Registers	A-2
A-4	Supervisor-Level PowerPC SPRs	A-2
A-5	MPC8260-Specific Supervisor-Level SPRs	A-3

About This Book

The primary objective of this manual is to help communications system designers build systems using the PowerQUICC II™ and to help software designers provide operating systems and user-level applications to take fullest advantage of the PowerQUICC II.

This manual supports the following devices: the MPC8250, the MPC8255, the MPC8260, the MPC8264, the MPC8265, and the MPC8266. Throughout this manual they are collectively referred to as the PowerQUICC II. Device numbers are cited only if information does not pertain to all devices (refer to [Table ii](#)).

Although this book describes aspects regarding the PowerPC™ architecture that are critical for understanding the PowerQUICC II core, it does not contain a complete description of the architecture. Where additional information might help the reader, references are made to *Programming Environments Manual for 32-Bit Implementation of the PowerPC Architecture, REV 2*. Refer to “Architecture Documentation” for ordering information.

The information in this book is subject to change without notice, as described in the disclaimers on the title page of this book. As with any technical documentation, it is the readers’ responsibility to be sure they are using the most recent version of the documentation. For more information, contact your sales representative.

Reference Manual Revision History

Substantive differences between this revision and revision 1 of this manual are summarized in [Table i](#). Users who are familiar with revision 1 should verify if a given portion has changed by referring to the corresponding portion in this current manual.

Table i. Changes to MPC8260 Family Reference Manual, Rev. 1

Substantive Changes		Description	References
Additional functionality	New chapter	Previous supplemental documents supported functionality not available on the original PowerQUICC II. They have been incorporated into this manual. Note: The “References” list is a complete list.	<ul style="list-style-type: none"> • Chapter 9, “PCI Bridge” • Chapter 31, “ATM AAL1 Circuit Emulation Service” • Chapter 32, “ATM AAL2” • Chapter 33, “Inverse Multiplexing for ATM (IMA)” • Chapter 34, “ATM Transmission Convergence Layer”
	Existing chapter	Information from these previous supplemental documents has also been incorporated into existing chapters. This information includes new sections (Section 10.4.3, “PCI Bridge Clocking”) to single bits (Section 5.4.1, “Hard Reset Configuration Word”). Note: The “References” list includes the chapters that contain the greatest additions, but it does not list every chapter that has additions.	<ul style="list-style-type: none"> • Chapter 1, “Overview” • Chapter 3, “Memory Map” • Chapter 6, “External Signals” • Chapter 4, “System Interface Unit (SIU)” • Chapter 28, “Multi-Channel Controllers (MCCs)” • Chapter 40, “Parallel I/O Ports”
Errata (documentation)		Incorporation of <i>Errata to MPC8260 User’s Manual</i> (MPC8260UMAD/D). Errata that were not included in the last version of MPC8260UMAD/D (Rev. 6, 10/2002) are indicated in Appendix B.	<ul style="list-style-type: none"> • Appendix B, “Reference Manual (Rev 1) Errata”
Chapter updates		Includes new or updated content as well as organizational changes. Note: The “References” list includes the chapters that contain the greatest additions, but it does not list every chapter that has been updated.	<ul style="list-style-type: none"> • Chapter 10, “Clocks and Power Control” • Chapter 28, “Multi-Channel Controllers (MCCs)”

Some descriptions in this manual pertain only to specific devices or to all devices in a specific silicon revision. [Table ii](#) provides examples of how these descriptions are indicated. Users should verify whether a given portion of this manual pertains to their device.

Table ii. Device- and Silicon-Specific Notations

Format	Usage	Example
Text interrupt notes	Placed at beginning of sections or chapters. Indicates that all the information within that section or chapter pertains only to specific devices. Note: This notation format is also used within chapters to stress information that is common to all devices.	Beginning of Chapter 28 , “Multi-Channel Controllers (MCCs)”

Table ii. Device- and Silicon-Specific Notations (continued)

Format	Usage	Example
Footnotes	<ul style="list-style-type: none">• Figures—Attached to elements (such as functional blocks).• Tables—Attached to rows, columns, or entries. Often used to designate variation in bit definition.	<ul style="list-style-type: none">• Figure 4-31 on page 4-39• Figure 4-8 on page 4-8• Table 4-15 on page 4-39
Text in-line	Parenthetical comments placed within a paragraph or bullet item list. Indicates a portion of the text pertains only to specific devices.	<ul style="list-style-type: none">• Section 1.1, “Features”• First bullet item in Section 1.2.2, “System Interface Unit (SIU)”

Before Using this Manual—Important Note

Before using this manual, determine whether it is the latest revision and if there are errata or addenda. To locate any published errata or updates for this document, refer to the world-wide web at www.freescale.com.

Audience

This manual is intended for software and hardware developers and application programmers who want to develop products for the PowerQUICC II. It is assumed that the reader has a basic understanding of computer networking, OSI layers, and RISC architecture. In addition, it is assumed that the reader has a basic understanding of the communications protocols described here. Where it is considered useful, additional sources are provided that provide in-depth discussions of such topics.

Organization

Following is a summary and a brief description of the chapters of this manual:

- [Part I, “Overview,”](#) provides a high-level description of the PowerQUICC II, describing general operation and listing basic features.
 - [Chapter 1, “Overview,”](#) provides a high-level description of PowerQUICC II functions and features. It roughly follows the structure of this book, summarizing the relevant features and providing references for the reader who needs additional information.
 - [Chapter 2, “G2 Core,”](#) provides an overview of the PowerQUICC II core, summarizing topics described in further detail in subsequent chapters.
 - [Chapter 3, “Memory Map,”](#) presents a table showing where PowerQUICC II registers are mapped in memory. It includes cross references that indicate where the registers are described in detail.
- [Part II, “Configuration and Reset,”](#) describes start-up behavior of the PowerQUICC II
 - [Chapter 4, “System Interface Unit \(SIU\),”](#) describes the system configuration and protection functions which provide various monitors and timers, and the 60x bus configuration.
 - [Chapter 5, “Reset,”](#) describes the behavior of the PowerQUICC II at reset and start-up.

- **Part III, “The Hardware Interface,”** describes external signals, clocking, memory control, and power management of the PowerQUICC II.
 - **Chapter 6, “External Signals,”** shows a functional pinout of the PowerQUICC II and describes the PowerQUICC II signals.
 - **Chapter 7, “60x Signals,”** describes signals on the 60x bus.
 - **Chapter 8, “The 60x Bus,”** describes the operation of the bus used by processors that implement the PowerPC architecture.
 - **Chapter 10, “Clocks and Power Control,”** describes the clocking architecture of the PowerQUICC II.
 - **Chapter 9, “PCI Bridge,”** describes how the PCI bridge enables the PowerQUICC II to gluelessly bridge PCI agents to a host processor that implements the PowerPC architecture and how it is compliant with PCI Specification Revision 2.2.
 - **Chapter 11, “Memory Controller,”** describes the memory controller, which controlling a maximum of eight memory banks shared between a general-purpose chip-select machine (GPCM) and three user-programmable machines (UPMs).
 - **Chapter 12, “Secondary (L2) Cache Support,”** provides information about implementation and configuration of a level-2 cache.
 - **Chapter 13, “IEEE 1149.1 Test Access Port,”** describes the dedicated user-accessible test access port (TAP), which is fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*.
- **Part IV, “Communications Processor Module,”** describes the configuration, clocking, and operation of the various communications protocols supported by the PowerQUICC II.
 - **Chapter 14, “Communications Processor Module Overview,”** provides a brief overview of the CPM.
 - **Chapter 15, “Serial Interface with Time-Slot Assigner,”** describes the SIU, which controls system start-up, initialization and operation, protection, as well as the external system bus.
 - **Chapter 16, “CPM Multiplexing,”** describes the CPM multiplexing logic (CMX) which connects the physical layer—UTOPIA, MII, modem lines,
 - **Chapter 17, “Baud-Rate Generators (BRGs),”** describes the eight independent, identical baud-rate generators (BRGs) that can be used with the FCCs, SCCs, and SMCs.
 - **Chapter 18, “Timers,”** describes the timer implementation, which can be configured as four identical 16-bit or two 32-bit general-purpose timers.
 - **Chapter 19, “SDMA Channels and IDMA Emulation,”** describes the two physical serial DMA (SDMA) channels on the PowerQUICC II.
 - **Chapter 20, “Serial Communications Controllers (SCCs),”** describes the four serial communications controllers (SCC), which can be configured independently to implement different protocols for bridging functions, routers, and gateways, and to interface with a wide variety of standard WANs, LANs, and proprietary networks.
 - **Chapter 21, “SCC UART Mode,”** describes the PowerQUICC II implementation of universal asynchronous receiver transmitter (UART) protocol that is used for sending low-speed data between devices.

- Chapter 22, “[SCC HDLC Mode](#),” describes the PowerQUICC II implementation of HDLC protocol.
- Chapter 23, “[SCC BISYNC Mode](#),” describes the PowerQUICC II implementation of byte-oriented BISYNC protocol developed by IBM for use in networking products.
- Chapter 24, “[SCC Transparent Mode](#),” describes the PowerQUICC II implementation of transparent mode (also called totally transparent mode), which provides a clear channel on which the SCC can send or receive serial data without bit-level manipulation.
- Chapter 25, “[SCC Ethernet Mode](#),” describes the PowerQUICC II implementation of Ethernet protocol.
- Chapter 26, “[SCC AppleTalk Mode](#),” describes the PowerQUICC II implementation of AppleTalk.
- Chapter 27, “[Serial Management Controllers \(SMCs\)](#),” describes two serial management controllers, full-duplex ports that can be configured independently to support one of three protocols—UART, transparent, or general-circuit interface (GCI).
- Chapter 28, “[Multi-Channel Controllers \(MCCs\)](#),” describes the PowerQUICC II’s multi-channel controller (MCC), which handles up to 128 serial, full-duplex data channels.
- Chapter 29, “[Fast Communications Controllers \(FCCs\)](#),” describes the PowerQUICC II’s fast communications controllers (FCCs), which are SCCs optimized for synchronous high-rate protocols.
- Chapter 30, “[ATM Controller and AAL0, AAL1, and AAL5](#),” describes the PowerQUICC II ATM controller, which provides the ATM and AAL layers of the ATM protocol. The ATM controller performs segmentation and reassembly (SAR) functions of AAL5, AAL1, and AAL0, and most of the common parts convergence sublayer (CP-CS) of these protocols.
- Chapter 31, “[ATM AAL1 Circuit Emulation Service](#),” describes the implementation of circuit emulation service (CES) using ATM adaptation layer type 1 (AAL1) on the PowerQUICC II.
- Chapter 32, “[ATM AAL2](#),” describes the functionality and data structures of ATM adaptation layer type 2 (AAL2) CPS, CPS switching, and SSSAR.
- Chapter 33, “[Inverse Multiplexing for ATM \(IMA\)](#),” describes specifications for the inverse multiplexing for ATM (IMA) microcode.
- Chapter 34, “[ATM Transmission Convergence Layer](#),” describes how the PowerQUICC II can support applications which receive ATM traffic over the standard serial protocols like E1, T1, and xDSL via its serial interface (SIx TDMx and NMSI) ports because of its internally implemented TC-layer functionality.
- Chapter 35, “[Fast Ethernet Controller](#),” describes the PowerQUICC II’s implementation of the Ethernet IEEE 802.3 protocol.
- Chapter 36, “[FCC HDLC Controller](#),” describes the FCC implementation of the HDLC protocol.
- Chapter 37, “[FCC Transparent Controller](#),” describes the FCC implementation of the transparent protocol.
- Chapter 38, “[Serial Peripheral Interface \(SPI\)](#),” describes the serial peripheral interface, which allows the PowerQUICC II to exchange data between other PowerQUICC II chips, the

- MC68360, the MC68302, the M68HC11, and M68HC05 microcontroller families, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.
- [Chapter 39, “I²C Controller,”](#) describes the PowerQUICC II implementation of the inter-integrated circuit (I²C®) controller, which allows data to be exchanged with other I²C devices, such as microcontrollers, EEPROMs, real-time clock devices, and A/D converters.
 - [Chapter 40, “Parallel I/O Ports,”](#) describes the four general-purpose I/O ports A–D. Each signal in the I/O ports can be configured as a general-purpose I/O signal or as a signal dedicated to supporting communications devices, such as SMCs, SCCs, MCCs, and FCCs.
 - [Appendix A, “Register Quick Reference Guide,”](#) provides a quick reference to the registers incorporated in the G2 core.
 - [Appendix B, “Reference Manual \(Rev 1\) Errata,”](#) provides a reference for users familiar with the previous revision of this manual.
 - This book also includes an index and a glossary.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as general information about the PowerPC architecture.

MPC82xx Documentation

Supporting documentation for the PowerQUICC II can be accessed through the world-wide web at www.freescale.com. This documentation includes technical specifications, reference materials, and detailed applications notes.

Architecture Documentation

Architecture documentation is organized in the following types of documents:

- **Manuals**—These books provide details about individual implementations of the PowerPC architecture and are intended to be used in conjunction with the *Programming Environments Manual*. These include the following:
 - *G2 Core Reference Manual* (Freescale order #: G2CORERM/D, REV 0)
- **Programming environments manuals**—These books provide information about resources defined by the PowerPC architecture that are common to processors that implement the PowerPC architecture. There are two versions, one that describes the functionality of the combined 32- and 64-bit architecture models and one that describes only the 32-bit model. The PowerQUICC II adheres to the 32-bit architecture definition.
 - *Programming Environments for 32-Bit Implementations of the PowerPC Architecture, REV 2* (Freescale order #: MPCFPE32B/D)
- *The Programmer’s Pocket Reference Guide for the PowerPC Architecture: MPCPRGREF/D*—This provides an overview of registers, instructions, and exceptions for 32-bit implementations.

- Application notes—These short documents contain useful information about specific design issues useful to programmers and engineers working with Freescale’s processors.

For a current list of documentation, refer to www.freescale.com.

Conventions

This document uses the following notational conventions:

Table 1:	Bold entries in figures and tables showing registers and parameter RAM should be initialized by the user.
mnemonics	Instruction mnemonics are shown in lowercase bold.
<i>italics</i>	Italics indicate variable command parameters, for example, bcctrx . Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, rB	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
REG[FIELD]	Abbreviations or acronyms for registers or buffer descriptors are shown in uppercase text. Specific bits, fields, or numerical ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.
x	In certain contexts, such as in a signal encoding or a bit field, indicates a don’t care.
n	Used to express an undefined numerical value
¬	NOT logical operator
&	AND logical operator
	OR logical operator

Acronyms and Abbreviations

Table iii contains acronyms and abbreviations used in this document. Note that the meanings for some acronyms (such as SDR1 and DSISR) are historical, and the words for which an acronym stands may not be intuitively obvious.

Table iii. Acronyms and Abbreviated Terms

Term	Meaning
A/D	Analog-to-digital
ALU	Arithmetic logic unit
ATM	Asynchronous transfer mode
BD	Buffer descriptor

Table iii. Acronyms and Abbreviated Terms (continued)

Term	Meaning
BIST	Built-in self test
BPU	Branch processing unit
BRI	Basic rate interface.
BUID	Bus unit ID
CAM	Content-addressable memory
CEPT	Conference des administrations Europeanes des Postes et Telecommunications (European Conference of Postal and Telecommunications Administrations).
CMX	CPM multiplexing logic
CPM	Communication processor module
CR	Condition register
CRC	Cyclic redundancy check
CTR	Count register
DABR	Data address breakpoint register
DAR	Data address register
DEC	Decrementer register
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
DSISR	Register used for determining the source of a DSI exception
DTLB	Data translation lookaside buffer
EA	Effective address
EEST	Enhanced Ethernet serial transceiver
EPROM	Erasable programmable read-only memory
FPR	Floating-point register
FPSCR	Floating-point status and control register
FPU	Floating-point unit
GCI	General circuit interface
GPCM	General-purpose chip-select machine
GPR	General-purpose register
GUI	Graphical user interface
HDLC	High-level data link control
I ² C	Inter-integrated circuit
IDL	Inter-chip digital link

Table iii. Acronyms and Abbreviated Terms (continued)

Term	Meaning
IEEE	Institute of Electrical and Electronics Engineers
IrDA	Infrared Data Association
ISDN	Integrated services digital network
ITLB	Instruction translation lookaside buffer
IU	Integer unit
JTAG	Joint Test Action Group
LIFO	Last-in-first-out
LR	Link register
LRU	Least recently used
LSB	Least-significant byte
lsb	Least-significant bit
LSU	Load/store unit
MAC	Multiply accumulate
MESI	Modified/exclusive/shared/invalid—cache coherency protocol
MMU	Memory management unit
MSB	Most-significant byte
msb	Most-significant bit
MSR	Machine state register
NaN	Not a number
NIA	Next instruction address
NMSI	Nonmultiplexed serial interface
No-op	No operation
OEA	Operating environment architecture
OSI	Open systems interconnection
PCI	Peripheral component interconnect
PCMCIA	Personal Computer Memory Card International Association
PIR	Processor identification register
PRI	Primary rate interface
PVR	Processor version register
RISC	Reduced instruction set computing
RTOS	Real-time operating system
RWITM	Read with intent to modify
Rx	Receive

Table iii. Acronyms and Abbreviated Terms (continued)

Term	Meaning
SCC	Serial communication controller
SCP	Serial control port
SDLC	Synchronous Data Link Control
SDMA	Serial DMA
SI	Serial interface
SIMM	Signed immediate value
SIU	System interface unit
SMC	Serial management controller
SNA	Systems network architecture
SPI	Serial peripheral interface
SPR	Special-purpose register
SPRG n	Registers available for general purposes
SRAM	Static random access memory
SRR0	Machine status save/restore register 0
SRR1	Machine status save/restore register 1
TAP	Test access port
TB	Time base register
TDM	Time-division multiplexed
TLB	Translation lookaside buffer
TSA	Time-slot assigner
Tx	Transmit
UART	Universal asynchronous receiver/transmitter
UIMM	Unsigned immediate value
UISA	User instruction set architecture
UPM	User-programmable machine
USART	Universal synchronous/asynchronous receiver/transmitter
USB	Universal serial bus
VA	Virtual address
VEA	Virtual environment architecture
XER	Register used primarily for indicating conditions such as carries and overflows for integer operations

PowerPC Architecture Terminology Conventions

Table iv lists certain terms used in this manual that differ from the architecture terminology conventions.

Table iv. Terminology Conventions

The Architecture Specification	This Manual
Data storage interrupt (DSI)	DSI exception
Extended mnemonics	Simplified mnemonics
Instruction storage interrupt (ISI)	ISI exception
Interrupt	Exception
Privileged mode (or privileged state)	Supervisor-level privilege
Problem mode (or problem state)	User-level privilege
Real address	Physical address
Relocation	Translation
Storage (locations)	Memory
Storage (the act of)	Access

Table v describes instruction field notation conventions used in this manual.

Table v. Instruction Field Conventions

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
BF, BFA	crfD, crfS (respectively)
D	d
DS	ds
FLM	FM
FXM	CRM
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM
<i>/, //, ///</i>	0...0 (shaded)



Part I

Overview

Intended Audience

Part I is intended for readers who need a high-level understanding of the PowerQUICC II.

Contents

Part I provides a high-level description of the PowerQUICC II, describing general operation and listing basic features.

- [Chapter 1, “Overview,”](#) provides a high-level description of PowerQUICC II functions and features. It roughly follows the structure of this book, summarizing the relevant features and providing references for the reader who needs additional information.
- [Chapter 2, “G2 Core,”](#) provides an overview of the PowerQUICC II core.
- [Chapter 3, “Memory Map,”](#) presents a table showing where PowerQUICC II registers are mapped in memory. It includes cross references that indicate where the registers are described in detail.

Conventions

Part I uses the following notational conventions:

mnemonics	Instruction mnemonics are shown in lowercase bold.
<i>italics</i>	Italics indicate variable command parameters, for example, bcctrx .
	Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, rB	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
REG[FIELD]	Abbreviations or acronyms for registers or buffer descriptors are shown in uppercase text. Specific bits, fields, or numerical ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.
x	In certain contexts, such as in a signal encoding or a bit field, indicates a don't care.
n	Indicates an undefined numerical value

Acronyms and Abbreviations

Table I-1 contains acronyms and abbreviations that are used in this document.

Table I-1. Acronyms and Abbreviated Terms

Term	Meaning
ATM	Asynchronous Mode
BD	Buffer descriptor
BPU	Branch processing unit
COP	Common on-chip processor
CP	Communications processor
CPM	Communications processor module
CRC	Cyclic redundancy check
CTR	Count register
DABR	Data address breakpoint register
DAR	Data address register
DEC	Decrementer register
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
DTLB	Data translation lookaside buffer
EA	Effective address
FCC ¹	Fast communications controller
FPR	Floating-point register
GPCM	General-purpose chip-select machine
GPR	General-purpose register
HDLC	High-level data link control
I ² C	Inter-integrated circuit
IEEE	Institute of Electrical and Electronics Engineers
ISDN	Integrated services digital network
ITLB	Instruction translation lookaside buffer
IU	Integer unit
JTAG	Joint Test Action Group
LRU	Least recently used (cache replacement algorithm)
LSU	Load/store unit
MCC	Multi-channel controller

Table I-1. Acronyms and Abbreviated Terms (continued)

Term	Meaning
MII	Media-independent interface
MMU	Memory management unit
MSR	Machine state register
NMSI	Nonmultiplexed serial interface
OEA	Operating environment architecture
OSI	Open systems interconnection
PCI	Peripheral component interconnect
RISC	Reduced instruction set computing
RTC	Real-time clock
RTOS	Real-time operating system
Rx	Receive
SCC	Serial communications controller
SDLC	Synchronous data link control
SDMA	Serial DMA
SI	Serial interface
SIU	System interface unit
SMC	Serial management controller
SPI	Serial peripheral interface
SPR	Special-purpose register
SRAM	Static random access memory
TAP	Test access port
TB	Time base register
TDM	Time-division multiplexed
TLB	Translation lookaside buffer
TSA	Time-slot assigner
Tx	Transmit
UART	Universal asynchronous receiver/transmitter
UISA	User instruction set architecture
UPM	User-programmable machine
VEA	Virtual environment architecture



Chapter 1

Overview

The PowerQUICC II™ is a versatile communications processor that integrates on one chip a high-performance PowerPC™ RISC microprocessor, a very flexible system integration unit, and many communications peripheral controllers that can be used in a variety of applications, particularly in communications and networking systems.

The G2 core is an embedded variant of the MPC603e™ microprocessor with 16 Kbytes of instruction cache and 16 Kbytes of data cache. The system interface unit (SIU) consists of a flexible memory controller that interfaces to almost any user-defined memory system, a 60x-to-PCI bus bridge (MPC8250, MPC8265, and MPC8266 only), and many other peripherals making this device a complete system on a chip.

The communications processor module (CPM) includes all the peripherals found in the PowerQUICC (MPC860), with the addition of three high-performance communication channels that support new emerging protocols (for example, 155-Mbps ATM and Fast Ethernet). The PowerQUICC II has dedicated hardware that can handle up to 256 full-duplex, time-division-multiplexed logical channels.

This document describes the functional operation of PowerQUICC II, with an emphasis on peripheral functions. [Chapter 2, “G2 Core,”](#) is an overview of the microprocessor core; detailed information about the core can be found in the *G2 Core Reference Manual* (order number: G2CORERM/D).

1.1 Features

The following is an overview of the PowerQUICC II feature set:

- Dual-issue integer core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting the following frequencies:
 - 133–200 MHz (.29µm (HiP3) devices)
 - 150–300 MHz (.25µm (HiP4) devices)
 - Separate 16-Kbyte data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - PowerPC architecture-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency

- Floating-point unit (FPU) supports floating-point arithmetic.
- Support for cache locking.
- Low-power consumption
- Separate power supply for internal logic (2.5 V) and for I/O (3.3 V)
- Separate PLLs for G2 core and for the CPM
 - G2 core and CPM can run at different frequencies for power/performance optimization
 - Internal G2 core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1, 7:1, 8:1 ratios
 - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
 - Bus supports multiple master designs
 - Supports single transfers and burst transfers
 - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
 - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
 - Single-master bus, supports external slaves
 - Eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge (MPC8250, MPC8265, and MPC8266 only)
 - Programmable host bridge and agent
 - 32-bit data bus, 66 MHz, 3.3 V
 - Synchronous and asynchronous 60x and PCI clock modes
 - All internal address space available to external PCI host
 - DMA for memory block transfers
 - PCI-to-60x address remapping
- System interface unit (SIU)
 - Clock synthesizer
 - Reset controller
 - Real-time clock (RTC) register
 - Periodic interrupt timer
 - Hardware bus monitor and software watchdog timer
 - IEEE 1149.1 JTAG test access port
- Twelve-bank memory controller
 - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other user-definable peripherals
 - Byte write enables and selectable parity generation
 - 32-bit address decodes with programmable bank size

- Three user programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
- Byte selects for 64-bit bus width (60x) and for 32-bit bus width (local)
- Dedicated interface logic for SDRAM
- Disable CPU mode
- Communications processor module (CPM)
 - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
 - Interfaces to G2 core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 24 Kbyte on 0.29 μ m (HiP3) silicon and 32 Kbyte on 0.25 μ m (HiP4) silicon.)
 - Serial DMA channels for receive and transmit on all serial channels
 - Parallel I/O registers with open-drain and interrupt capability
 - Virtual DMA functionality executing memory to memory and memory to I/O transfers
 - Three fast communication controllers (FCCs) (two on the MPC8255) supporting the following protocols
 - 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
 - ATM (not on MPC8250)—full-duplex SAR at 155 Mbps, UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64 K external connections
 - Transparent
 - HDLC—up to T3 rates (clear channel)
 - Two multichannel controllers (MCCs) (only MCC2 on the MPC8250 and the MPC8255)
 - Two 128 serial full-duplex data channels (for a total of 256 64 Kbps channels). Each MCC can be split into four subgroups of 32 channels each.
 - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces
 - Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - Two serial management controllers (SMCs), identical to those of the MPC860
 - Provide management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels

- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I²C controller (identical to the MPC860 I²C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8250 and the MPC8255)
 - Supports two groups of four TDM channels for a total of eight TDMs (one group of four on the MPC8250 and the MPC8255)
 - 2,048 bytes of SI RAM
 - Bit or byte resolution
 - Independent transmit and receive routing, frame synchronization.
 - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCC, SCC, and SMC serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- TC layer (MPC8264 and MPC8266 only)
 - Each of the 8 TDM channels is routed in hardware to a TC layer block
 - Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
 - Performing ATM TC layer functions (according to ITU-T I.432)
 - Transmit (Tx) updates
 - Cell HEC generation
 - Payload scrambling using self synchronizing scrambler (programmable by the user)
 - Coset generation (programmable by the user)
 - Cell rate by inserting idle/unassigned cells
 - Receive (Rx) updates
 - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
 - Payload descrambling using self synchronizing scrambler (programmable by the user)
 - Coset removing (programmable by the user)
 - Filtering idle/unassigned cells (programmable by the user)

- Performing HEC error detection and single bit error correction (programmable by user)
 - Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
 - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
 - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate. The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
 - 16-bit counters count
 - HEC error cells
 - HEC single bit error and corrected cells
 - Idle/unassigned cells filtered
 - Idle/unassigned cells transmitted
 - Transmitted ATM cells
 - Received ATM cells
 - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8250, MPC8265, and MPC8266 only)
 - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
 - On-chip arbitration
 - Support for PCI to 60x memory and 60x memory to PCI streaming
 - PCI Host Bridge or Peripheral capabilities
 - Includes 4 DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
 - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the PowerQUICC II) required by the PCI standard as well as message and doorbell registers


- Supports the I₂O standard
- Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
- Support for 66 MHz, 3.3 V specification
- 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
- Makes use of the local bus signals, so there is no need for additional pins

1.2 Architecture Overview

The PowerQUICC II has two external buses to accommodate bandwidth requirements from the high-speed system core and the very fast communications channels. As shown in [Figure 1-1](#), the PowerQUICC II has three major functional blocks:

- A 64-bit G2 core derived from the MPC603e with MMUs and cache
- A system interface unit (SIU)
- A communications processor module (CPM)

[Figure 1-1](#) shows the block diagram of the superset PowerQUICC II device. Features that are device- or silicon-specific are noted.

**Notes:**

- ¹ 24 Kbytes on .29 μ m (HiP3) devices/ 32 Kbytes on .25 μ m (HiP4) devices ⁶ Not on the MPC8250
² MPC8250, MPC8265, and MPC8266 only ⁷ Not on the MPC8255
³ Up to 66 MHz on .29 μ m devices/ Up to 83 MHz on .25 μ m devices ⁸ 4 on the MPC8250 and MPC8255
⁴ MPC8264 and MPC8266 only ⁹ 2 on the MPC8255
⁵ 2 on .29 μ m devices/ 4 on .25 μ m devices

Figure 1-1. PowerQUICC II Block Diagram

Both the system core and the CPM have an internal PLL, which allows independent optimization of the frequencies at which they run. The system core and CPM are both connected to the 60x bus.

1.2.1 G2 Core

The G2 core is derived from the MPC603e microprocessor with power management modifications. The core is a high-performance low-power implementation of the family of reduced instruction set computer (RISC) microprocessors. The G2 core implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits. The G2 cache provides snooping to ensure data coherency with other masters. This helps ensure coherency between the CPM and system core.

The core includes 16 Kbytes of instruction cache and 16 Kbytes of data cache. It has a 64-bit split-transaction external data bus, which is connected directly to the external PowerQUICC II pins.

The G2 core has an internal common on-chip (COP) debug processor. This processor allows access to internal scan chains for debugging purposes. It is also used as a serial connection to the core for emulator support.

The G2 core performance for the SPEC 95 benchmark for integer operations ranges between 4.4 and 5.1 at 200 MHz. In Dhrystone 2.1 MIPS, the G2 core is 280 MIPS at 200 MHz (compared to 86 MIPS of the MPC860 at 66 MHz).

The G2 core can be disabled. In this mode, the PowerQUICC II functions as a slave peripheral to an external core or to another PowerQUICC II device with its core enabled.

1.2.2 System Interface Unit (SIU)

The SIU consists of the following:

- A 60x-compatible parallel system bus configurable to 64-bit data width. The PowerQUICC II supports 64-, 32-, 16-, and 8-bit port sizes. The PowerQUICC II internal arbiter arbitrates between internal components that can access the bus (system core, PCI bridge (MPC8250, MPC8265, and MPC8266 only), CPM, and one external master). This arbiter can be disabled, and an external arbiter can be used if necessary.
- A local (32-bit data, 32-bit internal and 18-bit external address) bus. This bus is used to enhance the operation of the very high-speed communication controllers. Without requiring extensive manipulation by the core, the bus can be used to store connection tables for ATM or buffer descriptors (BDs) for the communication channels or raw data that is transmitted between channels. The local bus is synchronous to the 60x bus and runs at the same frequency.
- The local bus can be configured as a 32-bit data and up to 66 MHz PCI (version 2.1) bus (MPC8250, MPC8265, and MPC8266 only). In PCI mode the bus can be programmed as a host or as an agent. The PCI bus can be configured to run synchronously or asynchronously to the 60x bus. The PowerQUICC II has an internal PCI bridge with an efficient 60x-to-PCI DMA for memory block transfers.
- Applications that require both the local bus and PCI bus need to connect an external PCI bridge (MPC8250, MPC8265, and MPC8266 only).
- Memory controller supporting 12 memory banks that can be allocated for either the system or the local bus. The memory controller is an enhanced version of the MPC860 memory controller. It supports three user-programmable machines. Besides all MPC860 features, the memory controller also supports SDRAM with page mode and address data pipeline.
- Supports JTAG controller IEEE 1149.1 test access port (TAP).
- A bus monitor that prevents 60x bus lock-ups, a real-time clock, a periodic interrupt timer, and other system functions useful in embedded applications.
- Glueless interface to L2 cache (MPC2605) and 4-/16-K-entry CAM (MCM69C232/MCM69C432).

1.2.3 Communications Processor Module (CPM)

The CPM contains features that allow the PowerQUICC II to excel in a variety of applications targeted mainly for networking and telecommunication markets.

The CPM is a superset of the MPC860 PowerQUICC CPM, with enhancements on the CP performance and additional hardware and microcode routines that support high bit rate protocols like ATM (up to 155 Mbps full-duplex) and Fast Ethernet (100-Mbps full-duplex).

The following list summarizes the major features of the CPM:

- The CP is an embedded 32-bit RISC controller residing on a separate bus (CPM local bus) from the 60x bus (used by the system core). With this separate bus, the CP does not affect the performance of the G2 core. The CP handles the lower layer tasks and DMA control activities, leaving the G2 core free to handle higher layer activities. The CP has an instruction set optimized for communications, but can also be used for general-purpose applications, relieving the system core of small often repeated tasks.
- Two serial DMA (SDMA) that can do simultaneous transfers, optimized for burst transfers to the 60x bus and to the local bus.
- Three full-duplex, serial fast communications controllers (FCCs) supporting ATM (155 Mbps) protocol through UTOPIA2 interface (there are two UTOPIA interfaces on the PowerQUICC II), IEEE 802.3 and Fast Ethernet protocols, HDLC up to E3 rates (45 Mbps) and totally transparent operation. Each FCC can be configured to transmit fully transparent and receive HDLC or vice-versa. (Note that the MPC8250 does not support ATM (155 Mbps) protocol.)
- Two multichannel controllers (MCCs) (one on the MPC8250 and MPC8255) that can handle an aggregate of 256 X 64 Kbps HDLC or transparent channels, multiplexed on up to eight TDM interfaces. The MCC also supports super-channels of rates higher than 64 Kbps and subchanneling of the 64-Kbps channels.
- Four full-duplex serial communications controllers (SCCs) supporting IEEE802.3/Ethernet, high-level synchronous data link control, HDLC, local talk, UART, synchronous UART, BISYNC, and transparent.
- Two full-duplex serial management controllers (SMC) supporting GCI, UART, and transparent operations
- Serial peripheral interface (SPI) and I²C bus controllers
- Time-slot assigner (TSA) that supports multiplexing of data from any of the four SCCs, three FCCs, and two SMCs.

1.3 Software Compatibility Issues

As much as possible, the PowerQUICC II CPM features were made similar to those of the previous PowerQUICC devices (MPC860). The code flow ports easily from previous devices to the PowerQUICC II, except for new protocols supported by the PowerQUICC II.

Although many registers are new, most registers retain the old status and event bits, so an understanding of the programming models of the MC68360, MPC860, or MPC85015 is helpful. Note that the

PowerQUICC II initialization code requires changes from the MPC860 initialization code (Freescale provides reference code).

1.3.1 Signals

Figure 1-2 shows PowerQUICC II signals grouped by function. Note that many of these signals are multiplexed and this figure does not indicate how these signals are multiplexed.

NOTE

A bar over a signal name indicates that the signal is active low—for example, \overline{BB} (bus busy). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active low, such as TSIZ[0–3] (transfer size signals) are referred to as asserted when they are high and negated when they are low.

VCCSYN/GNDSYN/VCCSYN1/VDDH/VDD/VSS	100		32	A[0-31]	
PCI_PAR ¹ /L_A14	1	LOCAL BUS	5	TT[0-4]	
SMI/PCI_FRAME ¹ /L_A15	1		4	TSIZ[0-3]	
PCI_TRDY ¹ /L_A16	1		1	TBST	
CKSTOP_OUT/PCI_IRDY ¹ /L_A17	1		1	GBL/IRQ1	
PCI_STOP ¹ /L_A18	1		1	CI/BADDR29/IRQ2	
PCI_DEVSEL ¹ /L_A19	1		1	WT/BADDR30/IRQ3	
PCI_IDSEL ¹ /L_A20	1		1	L2_HIT/IRQ4	
PCI_PERR ¹ /L_A21	1		1	CPU_BG/BADDR31/IRQ5	
PCI_SERR ¹ /L_A22	1		1	CPU_DBG	
PCI_REQ0 ¹ /L_A23	1		1	CPU_BR	
CPCI_HS_ES ¹ /PCI_REQ1 ¹ /L_A24	1		1	BR	
PCI_GNT0 ¹ /L_A25	1		1	BG	
CPCI_HS_LED ¹ /PCI_GNT1 ¹ /L_A26	1		6	ABB/IRQ2	
CPCI_HS_ENUM ¹ /PCI_CLK ¹ /L_A27	1		0	TS	
CORE_SRESET/PCI_RST ¹ /L_A28	1		x	AACK	
PCI_INTA ¹ /L_A29	1		B	ARTRY	
PCI_REQ2 ¹ /L_A30	1		U	DBG	
DLLOUT ¹ /L_A31	1		S	DBB/IRQ3	
PCI_AD[0-31] ¹ /LCL_D[0-31]	32			D[0-63]	
PCI_C/BE[0-3] ¹ /LCL_DP[0-3]	4			NC/DP0/RSRV/EXT_BR2	
				IRQ1/DP1/EXT_BG2	
				IRQ2/DP2/TLBISYNC/EXT_DBG2	
PCI_CEG[3-0] ¹ /LBS[0-3]/LSDDQM[0-3]/LWE[0-3]	4			IRQ3/DP3/CKSTP_OUT/EXT_BR3	
PCI_MODCK_H0 ¹ /LGPL0/LSDA10	1		MEMC	1	IRQ4/DP4/CORE_SRESET/EXT_BG3
PCI_MODCK_H1 ¹ /LGPL1/LSDWE	1			1	IRQ5/DP5/TBEN/EXT_DBG3
PCI_MODCK_H2 ¹ /LGPL2/LSDRAS/LOE	1	1		IRQ6/DP6/CSE0	
PCI_MODCK_H3 ¹ /LGPL3/LSDCAS	1	1		IRQ7/DP7/CSE1	
LPBS/LGPL4/LUPMWAIT/LGTA	1	1		PSDVAL	
PCI_MODCK ¹ /LGPL5	1		1	TA	
LWR	1		1	TEA	
			1	IRQ0/NMI_OUT	
PA[0-31]	32	PIO	1	IRQ7/INT_OUT/APE	
PB[4-31]	28		10	CS[0-9]	
PC[0-31]	32		1	CS[10]/BCTL1	
PD[4-31]	28		1	CS[11]/AP[0]	
			2	BADDR[27-28]	
PCI_RST ¹ /PORESET	1	RST	1	ALE	
RSTCONF	1		1	BCTL0	
HRESET	1		8	PWE[0-7]/PSDDQM[0-7]/PBS[0-7]	
SRESET	1		1	PSDA10/PGPL0	
QREQ	1		1	PSDWE/PGPL1	
XFC	1		1	POE/PSDRAS/PGPL2	
CLKIN1	1		1	PSDCAS/PGPL3	
TRIS	1		1	PGTA/PUPMWAIT/PGPL4/PPBS	
BNKSEL[0]/TC[0]/AP[1]/MODCK1	1	CLK	1	PSDAMUX/PGPL5	
BNKSEL[1]/TC[1]/AP[2]/MODCK2	1		J	1	TMS
BNKSEL[2]/TC[2]/AP[3]/MODCK3	1		T	1	TDI
PCI_MODE ²	1		A	1	TCK
CLKIN2 ²	1	JTAG	1	TRST	
NC	2		G	1	TDO

¹ MPC8250, MPC8265, and MPC8266 only.

² MPC8250, MPC8265, and MPC8266 only. This is a spare pin on all other devices.

Figure 1-2. PowerQUICC II External Signals

1.4 Differences between MPC860 and PowerQUICC II

The following MPC860 features are not included in the PowerQUICC II.

- On-chip crystal oscillators (must use external oscillator)
- 4-MHz oscillator (input clock must be at the bus speed)
- Low power (stand-by) modes
- Battery-backup real-time clock (must use external battery-backup clock)
- BDM (COP offers most of the same functionality)
- True little-endian mode
- PCMCIA interface
- Infrared (IR) port
- QMC protocol in SCC (256 HDLC channels are supported by the MCCs)
- Multiply and accumulate (MAC) block in the CPM
- Centronics port (PIP)
- Pulse-width modulated outputs
- SCC Ethernet controller option to sample 1 byte from the parallel port when a receive frame is complete
- Parallel CAM interface for SCC (Ethernet)

1.5 Serial Protocol Table

Table 1-1 summarizes available protocols for each serial port.

Table 1-1. PowerQUICC II Serial Protocols

Port	Port			
	FCC	SCC	MCC	SMC
ATM (Utopia) ¹	√			
100BaseT	√			
10BaseT	√	√		
HDLC	√	√	√	
HDLC_BUS		√		
Transparent	√	√	√	√
UART		√		√
DPLL		√		
Multichannel			√	

¹ Not on the MPC8250

1.6 PowerQUICC II Configurations

The PowerQUICC II offers flexibility in configuring the device for specific applications. The functions mentioned in the above sections are all available in the device, but not all of them can be used at the same time. This does not imply that the device is not fully activated in any given implementation: The CPM architecture has the advantage of using common hardware resources for many different protocols, and applications. Two physical factors limit the functionality in any given system—pinout and performance.

1.6.1 Pin Configurations

Some pins have multiple functions. Choosing one function may preclude the use of another. Information about multiplexing constraints can be found in [Chapter 16, “CPM Multiplexing,”](#) and [Chapter 40, “Parallel I/O Ports.”](#)

1.6.2 Serial Performance

Serial performance depends on a number of factors:

- Serial rate versus CPM clock frequency for adequate sampling on serial channels
- Serial rate and protocol versus CPM clock frequency for CP protocol handling
- Serial rate and protocol versus bus bandwidth
- Serial rate and protocol versus system core clock for adequate protocol handling

The second item above is addressed in this section—the CP’s ability to handle high bit-rate protocols in parallel. Slow bit-rate protocols do not significantly affect those numbers.

[Table 1-2](#) describes a few options to configure the fast communications channels on the PowerQUICC II. The frequency specified is the minimum CPM frequency necessary to run the mentioned protocols concurrently at full-duplex.

Table 1-2. Serial Performance¹

FCC1	FCC2	FCC3 ²	MCC	CPM Clock	60x Bus Clock
155-Mbps ATM	100 BaseT	100 BaseT		133 MHz	66 MHz
100 BaseT	100 BaseT	100 BaseT		133 MHz	66 MHz
155-Mbps ATM			128 * 64 Kbps channels	133 MHz	66 MHz
100 BaseT	100 BaseT		128 * 64 Kbps channels	133 MHz	66 MHz
155-Mbps ATM			256 * 64 Kbps channels	166 MHz	66 MHz
100 BaseT			256 * 64 Kbps channels	133 MHz	66 MHz
45-Mbps HDLC			256 * 64 Kbps	133 MHz	66 MHz
45-Mbps HDLC	100 BaseT		256 * 64 Kbps	166 MHz	66 MHz
100 BaseT			16 * 576 Kbps	166 MHz	66 MHz

¹ For all PowerQUICC II devices, except for the MPC8250 (see [Table 1-3](#)).

² Not on the MPC8255.

Table 1-3 shows serial performance for the MPC8250, which does not support ATM (155-Mbps).

Table 1-3. MPC8250 Serial Performance

FCC 1	FCC 2	FCC 3	MCC	CPM Clock	60x Bus Clock
100 BaseT	100 BaseT	100 BaseT		133 MHz	66 MHz
100 BaseT	100 BaseT		128 * 64 Kbps channels	133 MHz	66 MHz
100 BaseT	45-Mbps		128 * 64 Kbps channels	133 MHz	66 MHz
45-Mbps HDLC	45-Mbps		128 * 64 Kbps channels	133 MHz	66 MHz
45-Mbps HDLC	45-Mbps	100 BaseT	128 * 64 Kbps channels	133MHz	66 MHz
100 BaseT	45-Mbps	100 BaseT	8 * 576 Kbps channels	133 MHz	66 MHz
100 BaseT	100 BaseT	100 BaseT	128 * 64 Kbps channels	133 MHz	66 MHz

FCCs can also be used to run slower HDLC or 10 BaseT, for example. The CP's RISC architecture has the advantage of using common hardware resources for all FCCs.

1.7 Application Examples

The PowerQUICC II can be configured to meet many system application needs, as described in the following sections and shown in Figure 1-3 through Figure 1-11.

NOTE: Differences between PowerQUICC II Devices

Refer to Figure 1-1 and Section 1.1, "Features," to determine possible differences in features between a given device and the following descriptions.

1.7.1 Communication Systems

The following sections describe the following examples of communication systems:

- Section 1.7.1.1, "Remote Access Server"
- Section 1.7.1.2, "Regional Office Router"
- Section 1.7.1.3, "LAN-to-WAN Bridge Router"
- Section 1.7.1.4, "Cellular Base Station"
- Section 1.7.1.5, "Telecommunications Switch Controller"
- Section 1.7.1.6, "SONET Transmission Controller"

1.7.1.1 Remote Access Server

Figure 1-3 shows remote access server configuration (refer to note at the beginning of Section 1.7, "Application Examples").




Figure 1-3. Remote Access Server Configuration

In this application, eight TDM ports are connected to external framers. In the PowerQUICC II, each group of four ports support up to 128 channels. One TDM interface can support 32–128 channels. The PowerQUICC II receives and transmits data in transparent or HDLC mode, and stores or retrieves the channelized data from memory. The data can be stored either in memory residing on the 60x bus or in memory residing on the local bus.

The main trunk can be configured as 155 Mbps full-duplex ATM, using the UTOPIA interface, or as 10/100 BaseT Fast Ethernet with MII interface, or as a high-speed serial channel (up to 45 Mbps). In ATM mode, there may be a need to store connection tables in external memory on the local bus; for example, 128 active internal connections require 8 Kbytes of dual-port RAM. The need for local bus depends on the total throughput of the system. The PowerQUICC II supports automatic (without software intervention) cross connect between ATM and MCC, routing ATM AAL1 frames to MCC slots.

The local bus can be used as an interface to a bank of DSPs that can run code that performs analog modem signal modulation. Data to and from the DSPs can be transferred through the parallel bus with the internal virtual IDMA.

The PowerQUICC II memory controller supports many types of memories, including EDO DRAM and page-mode, pipeline SDRAM for efficient burst transfers.

1.7.1.2 Regional Office Router

Figure 1-4 shows a regional office router configuration (refer to note at the beginning of [Section 1.7, “Application Examples”](#)).




Figure 1-4. Regional Office Router Configuration

In this application, the PowerQUICC II is connected to four TDM interfaces channelizing up to 128 channels. Each TDM port supports 32–128 channels. If 128 channels are needed, each TDM port can be configured to support 32 channels. This example has two MII ports for 10/100 BaseT LAN connections. In all the examples, the SCC ports can be used for management.

1.7.1.3 LAN-to-WAN Bridge Router

Figure 1-5 shows a LAN-to-WAN router configuration, which is similar to the previous example (refer to note at the beginning of [Section 1.7, “Application Examples”](#)).




Figure 1-5. LAN-to-WAN Bridge Router Configuration

1.7.1.4 Cellular Base Station

Figure 1-6 shows a cellular base station configuration (refer to note at the beginning of [Section 1.7, “Application Examples”](#)).




Figure 1-6. Cellular Base Station Configuration

Here the PowerQUICC II channelizes two E1s (up to 256, 16-Kbps channels).

The local bus can control a bank of DSPs. Data to and from the DSPs can be transferred through the parallel bus to the host port of the DSPs with the internal virtual IDMA.

The slow communication ports (SCCs, SMCs, I²C, SPI) can be used for management and debug functions.

1.7.1.5 Telecommunications Switch Controller

Figure 1-7 shows a telecommunications switch controller configuration (refer to note at the beginning of Section 1.7, “Application Examples”).




Figure 1-7. Telecommunications Switch Controller Configuration

The PowerQUICC II CPM supports a total aggregate throughput of 710 Mbps at 133 MHz. This includes two full-duplex 100 BaseT and one full-duplex 155 Mbps for ATM. The MPC603e core can operate at a different (higher) speed, if the application requires it.

1.7.1.6 SONET Transmission Controller

Figure 1-8 shows a SONET transmission controller configuration (refer to note at the beginning of Section 1.7, “Application Examples”).




Figure 1-8. SONET Transmission Controller Configuration

In this application, the PowerQUICC II implements super channeling with the MCC. Nine 64-Kbps channels are combined to form a 576-Kbps channel. The PowerQUICC II at 133 MHz can support up to sixteen 576-Kbps superchannels. The PowerQUICC II also supports subchanneling (under 64 Kbps) with its MCC.

1.7.2 Bus Configurations

The following sections describe the following possible bus configurations:

- [Section 1.7.2.1, “Basic System”](#)
- [Section 1.7.2.2, “High-Performance Communication”](#)
- [Section 1.7.2.3, “High-Performance System Microprocessor”](#)
- [Section 1.7.2.4, “PCI”](#) (MPC8250, MPC8265, and MPC8266 only)
- [Section 1.7.2.5, “PCI with 155-Mbps ATM”](#) (MPC8265 and MPC8266 only)
- [Section 1.7.2.6, “PowerQUICC II as PCI Agent”](#) (MPC8250, MPC8265, and MPC8266 only)

Refer to note at the beginning of [Section 1.7, “Application Examples.”](#)

1.7.2.1 Basic System

In the basic system configuration, shown in [Figure 1-9](#), the PowerQUICC II core is enabled and uses the 64-bit 60x data bus. The 32-bit local bus data is needed to store connection tables for many active ATM connections. The local bus may also be used to store data that does not need to be heavily processed by the

core. The CP can store large data frames in the local memory without interfering with the operation of the system core. (Refer to note at the beginning of [Section 1.7, “Application Examples.”](#))




Figure 1-9. Basic System Configuration

1.7.2.2 High-Performance Communication

Figure 1-10 shows a high-performance communication configuration.




Figure 1-10. High-Performance Communication

Serial throughput is enhanced by connecting one PowerQUICC II in master or slave mode (with system core enabled or disabled) to another PowerQUICC II in master mode with the core enabled. The core in PowerQUICC II A can access the memory on the local bus of PowerQUICC II B.

1.7.2.3 High-Performance System Microprocessor

Figure 1-11 shows a configuration with a high-performance system microprocessor (MPC750). (Refer to note at the beginning of Section 1.7, “Application Examples.”)




Figure 1-11. High-Performance System Microprocessor Configuration

In this system, the MPC603e core internal is disabled and an external high-performance microprocessor is connected to the 60x bus.

1.7.2.4 PCI

See Figure 1-12 for PCI configuration. (Refer to note at the beginning of Section 1.7, “Application Examples.”)




Figure 1-12. PCI Configuration

In this system the local bus is configured as PCI (33-MHz 32-bit data bus version 2.1). The PowerQUICC II can be configured as a host or as an agent on the PCI bus. The 60x bus and PCI bus are asynchronous; there is no frequency dependency between the two. The PCI bus is a 3.3-V bus.

1.7.2.5 PCI with 155-Mbps ATM

Figure 1-13 shows the PCI with 155-Mbps ATM configuration (MPC8265 and MPC8266 only).




Figure 1-13. PCI with 155-Mbps ATM Configuration

This system supports PCI and implements a 155-Mbps, full-duplex ATM with more than 128 active connections. The PowerQUICC II cannot support both functions simultaneously. The local bus is needed

to store ATM connection tables. Therefore, an external PCI bridge is necessary. In systems with fewer than 128 active connections or where the ATM average bit rate is lower than 155 Mbps, the local bus may not be necessary to store connection tables, and it may be possible to use it as PCI bus.

1.7.2.6 PowerQUICC II as PCI Agent

Figure 1-14 shows the configuration when the PowerQUICC II acts as the PCI agent (refer to note at the beginning of Section 1.7, “Application Examples.”).




Figure 1-14. PowerQUICC II as PCI Agent

In this system, the PowerQUICC II is a PCI agent on an I/O card and the PCI host resides on the PCI bus. An external PCI bridge is used to connect the host to the PCI bus. The internal PCI bridge in the PowerQUICC II is used to bridge between the PCI bus and the 60x bus on the PowerQUICC II.

Chapter 2

G2 Core

The PowerQUICC II contains an embedded version of the MPC603e™ microprocessor. This chapter provides an overview of the basic functionality of the processor core. For detailed information regarding the processor refer to the following:

- *G2 Core Reference Manual*
- *The Programming Environments for 32-Bit Implementations of the PowerPC Architecture*

This section describes the details of the processor core, provides a block diagram showing the major functional units, and describes briefly how those units interact.

The signals associated with the processor core are described individually in [Chapter 7, “60x Signals.”](#) [Chapter 8, “The 60x Bus,”](#) describes how those signals interact.

2.1 Overview

The processor core is a low-power implementation of the family reduced instruction set computing (RISC) microprocessors that implement the PowerPC architecture. The processor core implements the 32-bit portion of the PowerPC architecture, which supports 32-bit effective addresses.

[Figure 2-1](#) is a block diagram of the processor core.




Figure 2-1. PowerQUICC II Integrated Processor Core Block Diagram

The processor core is a superscalar processor that can issue and retire as many as three instructions per clock. Instructions can execute out of order for increased performance; however, the processor core makes completion appear sequential.

The processor core integrates four execution units—an integer unit (IU), a branch processing unit (BPU), a load/store unit (LSU), and a system register unit (SRU). The ability to execute four instructions in parallel and the use of simple instructions with rapid execution times yield high efficiency and throughput. Most integer instructions execute in one clock cycle.

The processor core supports integer data types of 8, 16, and 32 bits, and floating-point data types of 32 and 64 bits. The 32 architecturally-defined floating point registers (FPRs) can be used to hold 32, 64-bit operands that can in turn be transferred to and from the 32 general-purpose registers (GPRs), which can hold 32, 32-bit operands.

The processor core provides separate on-chip, 16-Kbyte, four-way set-associative, physically addressed caches for instructions and data and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The processor core also supports block address translation through the use of two independent instruction and data block address translation (IBAT and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT translation takes priority.

As an added feature to the MPC603e core, the PowerQUICC II can lock the contents of 1–3 ways in the instruction and data cache (or an entire cache). For example, this allows embedded applications to lock interrupt routines or other important (time-sensitive) instruction sequences into the instruction cache. It allows data to be locked into the data cache, which may be important to code that must have deterministic execution.

The processor core has a 60x bus that incorporates a 64-bit data bus and a 32-bit address bus. The processor core supports single-beat and burst data transfers for memory accesses and supports memory-mapped I/O operations.

2.2 G2 Processor Core Features

This section describes the major features of the processor core:

- High-performance, superscalar microprocessor
 - As many as three instructions issued and retired per clock cycle
 - As many as four instructions in execution per clock cycle
 - Single-cycle execution for most instructions
- Five independent execution units and two register files
 - BPU featuring static branch prediction
 - A 32-bit IU
 - Fully IEEE 754-compliant FPU for both single- and double-precision operations

- LSU for data transfer between data cache and GPRs and FPRs
- SRU that executes condition register (CR), special-purpose register (SPR), and integer add/compare instructions
- Thirty-two GPRs for integer operands
- Thirty-two FPRs for floating-point operands. They also can be used for general operands using floating-point load and store operations.
- High instruction and data throughput
 - Zero-cycle branch capability (branch folding)
 - Programmable static branch prediction on unresolved conditional branches
 - BPU that performs CR lookahead operations
 - Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
 - A six-entry instruction queue that provides lookahead capability
 - Independent pipelines with feed-forwarding that reduces data dependencies in hardware
 - 16-Kbyte data cache—four-way set-associative, physically addressed; LRU replacement algorithm
 - 16-Kbyte instruction cache—four-way set-associative, physically addressed; LRU replacement algorithm
 - Cache write-back or write-through operation programmable on a per page or per block basis
 - Address translation facilities for 4-Kbyte page size, variable block size, and 256-Mbyte segment size
 - A 64-entry, two-way set-associative ITLB
 - A 64-entry, two-way set-associative DTLB
 - Four-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
 - Software table search operations and updates supported through fast trap mechanism
 - 52-bit virtual address; 32-bit physical address
- Facilities for enhanced system performance
 - A 32- or 64-bit, split-transaction external data bus with burst transfers
 - Support for one-level address pipelining and out-of-order bus transactions
 - Hardware support for misaligned little-endian accesses
 - Added bus multipliers of 4.5x, 5x, 5.5x, 6x, 6.5x 7x, 7.5x, 8x. See [Figure 2-3](#).
- Integrated power management
 - Three power-saving modes: doze, nap, and sleep
 - Automatic dynamic power reduction when internal functional units are idle
- Deterministic behavior and debug features
 - On-chip cache locking options for the instruction and data caches (1–3 ways or the entire cache contents can be locked)
 - In-system testability and debugging features through JTAG and boundary-scan capability

Figure 2-1 shows how the execution units—IU, BPU, LSU, and SRU—operate independently and in parallel. Note that this is a conceptual diagram and does not attempt to show how these features are physically implemented on the chip.

The processor core provides address translation and protection facilities, including an ITLB, DTLB, and instruction and data BAT arrays. Instruction fetching and issuing is handled in the instruction unit. The MMUs translate addresses for cache or external memory accesses.

2.2.1 Instruction Unit

As shown in Figure 2-1, the instruction unit, which contains a fetch unit, instruction queue, dispatch unit, and the BPU, provides centralized control of instruction flow to the execution units. The instruction unit determines the address of the next instruction to be fetched based on information from the sequential fetcher and from the BPU.

The instruction unit fetches the instructions from the instruction cache into the instruction queue. The BPU extracts branch instructions from the fetcher and uses static branch prediction on unresolved conditional branches to allow the instruction unit to fetch instructions from a predicted target instruction stream while a conditional branch is evaluated. The BPU folds out branch instructions for unconditional branches or conditional branches unaffected by instructions in progress in the execution pipeline.

Instructions issued beyond a predicted branch do not complete execution until the branch is resolved, preserving the programming model of sequential execution. If any of these instructions are to be executed in the BPU, they are decoded but not issued. Instructions to be executed by the IU, LSU, and SRU are issued and allowed to complete up to the register write-back stage. Write-back is allowed when a correctly predicted branch is resolved, and instruction execution continues without interruption on the predicted path. If branch prediction is incorrect, the instruction unit flushes all predicted path instructions, and instructions are issued from the correct path.

2.2.2 Instruction Queue and Dispatch Unit

The instruction queue (IQ), shown in Figure 2-1, holds as many as six instructions and loads up to two instructions from the instruction unit during a single cycle. The instruction fetch unit continuously loads as many instructions as space in the IQ allows. Instructions are dispatched to their respective execution units from the dispatch unit at a maximum rate of two instructions per cycle. Reservation stations at the IU, LSU, and SRU facilitate instruction dispatch to those units. The dispatch unit checks for source and destination register dependencies, determines dispatch serializations, and inhibits subsequent instruction dispatching as required. Section 2.7, “Instruction Timing,” describes instruction dispatch in detail.

2.2.3 Branch Processing Unit (BPU)

The BPU receives branch instructions from the fetch unit and performs CR lookahead operations on conditional branches to resolve them early, achieving the effect of a zero-cycle branch in many cases.

The BPU uses a bit in the instruction encoding to predict the direction of the conditional branch. Therefore, when an unresolved conditional branch instruction is encountered, instructions are fetched from the predicted target stream until the conditional branch is resolved.

The BPU contains an adder to compute branch target addresses and three user-control registers—the link register (LR), the count register (CTR), and the CR. The BPU calculates the return pointer for subroutine calls and saves it into the LR for certain types of branch instructions. The LR also contains the branch target address for the Branch Conditional to Link Register (**bclrx**) instruction. The CTR contains the branch target address for the Branch Conditional to Count Register (**bcctrx**) instruction. The contents of the LR and CTR can be copied to or from any GPR. Because the BPU uses dedicated registers rather than GPRs or FPRs, execution of branch instructions is largely independent from execution of other instructions.

2.2.4 Independent Execution Units

The PowerPC architecture's support for independent execution units allows implementation of processors with out-of-order instruction execution. For example, because branch instructions do not depend on GPRs or FPRs, branches can often be resolved early, eliminating stalls caused by taken branches.

In addition to the BPU, the processor core provides three other execution units and a completion unit, which are described in the following sections.

2.2.4.1 Integer Unit (IU)

The IU executes all integer instructions. The IU executes one integer instruction at a time, performing computations with its arithmetic logic unit (ALU), multiplier, divider, and XER register. Most integer instructions are single-cycle instructions. Thirty-two general-purpose registers are provided to support integer operations. Stalls due to contention for GPRs are minimized by the automatic allocation of rename registers. The processor core writes the contents of the rename registers to the appropriate GPR when integer instructions are retired by the completion unit.

2.2.4.2 Floating-Point Unit (FPU)

The FPU contains a single-precision multiply-add array and the floating-point status and control register (FPSCR). The multiply-add array allows the processor core to efficiently implement multiply and multiply-add operations. The FPU is pipelined so that single-precision instructions and double-precision instructions can be issued back-to-back. Thirty-two floating-point registers are provided to support floating-point operations. Stalls due to contention for FPRs are minimized by the automatic allocation of rename registers. The core writes the contents of the rename registers to the appropriate FPR when floating-point instructions are retired by the completion unit.

The processor core supports all IEEE 754 floating-point data types (normalized, denormalized, NaN, zero, and infinity) in hardware, eliminating the latency incurred by software exception routines.

2.2.4.3 Load/Store Unit (LSU)

The LSU executes all load and store instructions and provides the data transfer interface between the GPRs, FPRs, and the cache/memory subsystem. The LSU calculates effective addresses, performs data alignment, and provides sequencing for load/store string and multiple instructions.

Load and store instructions are issued and translated in program order; however, the actual memory accesses can occur out of order. Synchronizing instructions are provided to enforce strict ordering where needed.

Cacheable loads, when free of data dependencies, execute in an out-of-order manner with a maximum throughput of one per cycle and a two-cycle total latency. Data returned from the cache is held in a rename register until the completion logic commits the value to a GPR or FPR. Store operations do not occur until a predicted branch is resolved. They remain in the store queue until the completion logic signals that the store operation is definitely to be completed to memory.

The processor core executes store instructions with a maximum throughput of one per cycle and a three-cycle total latency. The time required to perform the actual load or store operation varies depending on whether the operation involves the cache, system memory, or an I/O device.

2.2.4.4 System Register Unit (SRU)

The SRU executes various system-level instructions, including condition register logical operations and move to/from special-purpose register instructions, and also executes integer add/compare instructions. Because SRU instructions affect modes of processor operation, most SRU instructions are completion-serialized. That is, the instruction is held for execution in the SRU until all prior instructions issued have completed. Results from completion-serialized instructions executed by the SRU are not available or forwarded for subsequent instructions until the instruction completes.

2.2.5 Completion Unit

The completion unit tracks instructions from dispatch through execution, and then retires, or completes them in program order. Completing an instruction commits the processor core to any architectural register changes caused by that instruction. In-order completion ensures the correct architectural state when the processor core must recover from a mispredicted branch or any exception.

Instruction state and other information required for completion is kept in a first-in-first-out (FIFO) queue of five completion buffers. A single completion buffer is allocated for each instruction once it enters the dispatch unit. An available completion buffer is a required resource for instruction dispatch; if no completion buffers are available, instruction dispatch stalls. A maximum of two instructions per cycle are completed in order from the queue.

2.2.6 Memory Subsystem Support

The processor core supports cache and memory management through separate instruction and data MMUs (IMMU and DMMU). The processor core also provides dual 16-Kbyte instruction and data caches, and an efficient processor bus interface to facilitate access to main memory and other bus subsystems. The memory subsystem support functions are described in the following subsections.

2.2.6.1 Memory Management Units (MMUs)

The processor core's MMUs support up to 4 Petabytes (2^{52}) of virtual memory and 4 Gbytes (2^{32}) of physical memory (referred to as real memory in the PowerPC architecture specification) for instructions

and data. The MMUs also control access privileges for these spaces on block and page granularities. Referenced and changed status is maintained by the processor for each page to assist implementation of a demand-paged virtual memory system. A key bit is implemented to provide information about memory protection violations prior to page table search operations.

The LSU calculates effective addresses for data loads and stores, performs data alignment to and from cache memory, and provides the sequencing for load and store string and multiple word instructions. The instruction unit calculates the effective addresses for instruction fetching.

The MMUs translate effective addresses and enforce the protection hierarchy programmed by the operating system in relation to the supervisor/user privilege level of the access and in relation to whether the access is a load or store.

2.2.6.2 Cache Units

The processor core provides independent 16-Kbyte, four-way set-associative instruction and data caches. The cache block size is 32 bytes. The caches are designed to adhere to a write-back policy, but the processor core allows control of cacheability, write policy, and memory coherency at the page and block levels. The caches use a least recently used (LRU) replacement algorithm.

The load/store and instruction fetch units provide the caches with the address of the data or instruction to be fetched. In the case of a cache hit, the cache returns two words to the requesting unit.

2.3 Programming Model

The following subsections describe the PowerPC instruction set and addressing modes.

2.3.1 Register Set

This section describes the register organization in the processor core as defined by the three programming environments of the PowerPC architecture—the user instruction set architecture (UISA), the virtual environment architecture (VEA), and the operating environment architecture (OEA), as well as the G2 core implementation-specific registers. Full descriptions of the basic register set defined by the PowerPC architecture are provided in Chapter 2 in *The Programming Environments Manual*.

The PowerPC architecture defines register-to-register operations for all arithmetic instructions. Source data for these instructions is accessed from the on-chip registers or is provided as an immediate value embedded in the opcode. The three-register instruction format allows specification of a target register distinct from the two source registers, thus preserving the original data for use by other instructions and reducing the number of instructions required for certain operations. Data is transferred between memory and registers with explicit load and store instructions only.

[Figure 2-2](#) shows the complete PowerQUICC II register set and the programming environment to which each register belongs. This figure includes both the PowerPC register set and the PowerQUICC II-specific registers.

Note that there may be registers common to other processors that implement the PowerPC architecture that are not implemented in the PowerQUICC II's processor core. Unsupported SPR values are treated as follows:

- Any **mtspr** with an invalid SPR executes as a no-op.
- Any **mfspir** with an invalid SPR cause boundedly undefined results in the target register.


Conversely, some SPRs in the processor core may not be implemented or may not be implemented in the same way as in other processors that implement the PowerPC architecture.

2.3.1.1 PowerPC Register Set

The PowerPC UISA registers, shown in [Figure 2-2](#), can be accessed by either user- or supervisor-level instructions. The general-purpose registers (GPRs) and floating-point registers (FPRs) are accessed through instruction operands. Access to registers can be explicit (that is, through the use of specific instructions for that purpose such as the **mtspir** and **mfspir** instructions) or implicit as part of the execution (or side effect) of an instruction. Some registers are accessed both explicitly and implicitly.

The number to the right of the register name indicates the number that is used in the syntax of the instruction operands to access the register (for example, the number used to access the XER is one). For more information on the PowerPC register set, refer to Chapter 2 in *The Programming Environments Manual*.

Note that the reset value of the MSR exception prefix bit (MSR[IP]), described in the *G2 Core Reference Manual*, is determined by the CIP bit in the hard reset configuration word in the PowerQUICC II. This is described in [Section 5.4.1, "Hard Reset Configuration Word."](#)



¹ These implementation-specific registers may not be supported by other processors or processor cores.

Figure 2-2. PowerQUICC II Programming Model—Registers

2.3.1.2 PowerQUICC II-Specific Registers

The set of registers specific to the MPC603e are also shown in [Figure 2-2](#). Most of these are described in the *G2 Core Reference Manual* and are implemented in the PowerQUICC II as follows:

- MMU software table search registers: DMISS, DCMP, HASH1, HASH2, IMISS, ICMP, and RPA. These registers facilitate the software required to search the page tables in memory.
- IABR. This register facilitates the setting of instruction breakpoints.

The hardware implementation-dependent registers (HIDx) are implemented differently in the PowerQUICC II, and they are described in the following subsections.

2.3.1.2.1 Hardware Implementation-Dependent Register 0 (HID0)

[Figure 2-3](#) shows the PowerQUICC II implementation of HID0.

0	1	2	3	4	6	7	8	9	10	11	12	14	15		
EMCP	—	EBA	EBD	—	—	PAR	DOZE	—	SLEEP	DPM	—	—	NHR		
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
ICE	DCE	ILOCK	DLOCK	ICFI	DCFI	—	IFEM	—	—	FBIOB	ABE	—	—	NOOPTI	

Figure 2-3. Hardware Implementation Register 0 (HID0)

[Table 2-1](#) shows the bit definitions for HID0.

Table 2-1. HID0 Field Descriptions

Bits	Name	Description
0	EMCP	Enable machine check input pin 0 The assertion of the MCP does not cause a machine check exception. 1 Enables the entry into a machine check exception based on assertion of the $\overline{\text{MCP}}$ input, detection of a Cache Parity Error, detection of an address parity error, or detection of a data parity error. Note that the machine check exception is further affected by MSR[ME], which specifies whether the processor checkstops or continues processing.
1	—	Reserved
2	EBA	Enable/disable 60x bus address parity checking 0 Prevents address parity checking. 1 Allows a address parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. EBA and EBD let the processor operate with memory subsystems that do not generate parity.
3	EBD	Enable 60x bus data parity checking 0 Parity checking is disabled. 1 Allows a data parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. EBA and EBD let the processor operate with memory subsystems that do not generate parity.
4–6	—	Reserved

Table 2-1. HID0 Field Descriptions (continued)

Bits	Name	Description
7	PAR	Disable precharge of $\overline{\text{ARTRY}}$. 0 Precharge of $\overline{\text{ARTRY}}$ enabled 1 Alters bus protocol slightly by preventing the processor from driving $\overline{\text{ARTRY}}$ to high (negated) state, allowing multiple $\overline{\text{ARTRY}}$ signals to be tied together. If this is done, the system must restore the signals to the high state.
8	DOZE	Doze mode enable. Operates in conjunction with MSR[POW]. ¹ 0 Doze mode disabled. 1 Doze mode enabled. Doze mode is invoked by setting MSR[POW] after this bit is set. In doze mode, the PLL, time base, and snooping remain active.
9	—	Reserved, should be cleared.
10	SLEEP	Sleep mode enable. Operates in conjunction with MSR[POW]. ¹ 0 Sleep mode disabled. 1 Sleep mode enabled. Sleep mode is invoked by setting MSR[POW] while this bit is set. When this occurs, the processor asserts $\overline{\text{QREQ}}$ to indicate that it is ready to enter Sleep mode. The main PowerQUICC II's PLL remains active and all the internal clocks—including the core's clock—stop. See Section 10.10, “Basic Power Structure.”
11	DPM	Dynamic power management enable. ¹ 0 Dynamic power management is disabled. 1 Functional units enter a low-power mode automatically if the unit is idle. This does not affect operational performance and is transparent to software or any external hardware.
12–14	—	Reserved
15	NHR	Not hard reset (software-use only)—Helps software distinguish a hard reset from a soft reset. 0 A hard reset occurred if software had previously set this bit. 1 A hard reset has not occurred. If software sets this bit after a hard reset, when a reset occurs and this bit remains set, software can tell it was a soft reset.
16	ICE	Instruction cache enable ² 0 The instruction cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = X1X). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the bus as single-beat transactions. For those transactions, however, $\overline{\text{CI}}$ reflects the original state determined by address translation regardless of cache disabled status. ICE is zero at power-up. 1 The instruction cache is enabled
17	DCE	Data cache enable ² 0 The data cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = X1X). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the bus as single-beat transactions. For those transactions, however, $\overline{\text{CI}}$ reflects the original state determined by address translation regardless of cache disabled status. DCE is zero at power-up. 1 The data cache is enabled.

Table 2-1. HID0 Field Descriptions (continued)

Bits	Name	Description
18	ILOCK	<p>Instruction cache lock</p> <p>0 Normal operation</p> <p>1 Instruction cache is locked. A locked cache supplies data normally on a hit, but an access is treated as a cache-inhibited transaction on a miss. On a miss, the transaction to the bus is single-beat, however, \overline{CI} still reflects the original state as determined by address translation independent of cache locked or disabled status.</p> <p>To prevent locking during a cache access, an isync must precede the setting of ILOCK.</p>
19	DLOCK	<p>Data cache lock</p> <p>0 Normal operation</p> <p>1 Data cache is locked. A locked cache supplies data normally on a hit but an access is treated as a cache-inhibited transaction on a miss. On a miss, the transaction to the bus is single-beat, however, \overline{CI} still reflects the original state as determined by address translation independent of cache locked or disabled status. A snoop hit to a locked L1 data cache performs as if the cache were not locked. A cache block invalidated by a snoop remains invalid until the cache is unlocked.</p> <p>To prevent locking during a cache access, a sync must precede the setting of DLOCK.</p>
20	ICFI	<p>Instruction cache flash invalidate ²</p> <p>0 The instruction cache is not invalidated. The bit is cleared when the invalidation operation begins (usually the next cycle after the write operation to the register). The instruction cache must be enabled for the invalidation to occur.</p> <p>1 An invalidate operation is issued that marks the state of each instruction cache block as invalid without writing back modified cache blocks to memory. Cache access is blocked during this time. Bus accesses to the cache are signaled as a miss during invalidate-all operations. Setting ICFI clears all the valid bits of the blocks and the PLRU bits to point to way L0 of each set. Once the L1 flash invalidate bits are set through an mtspr instruction, hardware automatically resets these bits in the next cycle (provided that the corresponding cache enable bits are set in HID0).</p>
21	DCFI	<p>Data cache flash invalidate ²</p> <p>0 The data cache is not invalidated. The bit is cleared when the invalidation operation begins (usually the next cycle after the write operation to the register). The data cache must be enabled for the invalidation to occur.</p> <p>1 An invalidate operation is issued that marks the state of each data cache block as invalid without writing back modified cache blocks to memory. Cache access is blocked during this time. Bus accesses to the cache are signaled as a miss during invalidate-all operations. Setting DCFI clears all the valid bits of the blocks and the PLRU bits to point to way L0 of each set. Once the L1 flash invalidate bits are set through an mtspr instruction, hardware automatically resets these bits in the next cycle (provided that the corresponding cache enable bits are set in HID0).</p>
22–23	—	Reserved
24	IFEM	<p>Enable M bit on 60x bus for instruction fetches</p> <p>0 M bit not reflected on 60x bus. Instruction fetches are treated as nonglobal on the bus.</p> <p>1 Instruction fetches reflect the M bit from the WIM settings on the 60x bus.</p>
25–26	—	Reserved
27	FBIOB	<ul style="list-style-type: none"> • Force branch indirect on bus. • 0 Register indirect branch targets are fetched normally • 1 Forces register indirect branch targets to be fetched externally.
28	ABE	<p>Address broadcast enable</p> <p>0 dcbf, dcbi, and dcbst instructions are not broadcast on the 60x bus.</p> <p>1 dcbf, dcbi, and dcbst generate address-only broadcast operations on the 60x bus.</p>

Table 2-1. HID0 Field Descriptions (continued)


Bits	Name	Description
29–30	—	Reserved
31	NOOPTI	No-op the data cache touch instructions. 0 The dcbt and dcbtst instructions are enabled. 1 The dcbt and dcbtst instructions are no-oped globally.

¹ See Chapter 10, “Power Management,” of the *G2 Core Reference Manual* for more information.

² See Chapter 4, “Instruction and Data Cache Operation,” of the *G2 Core Reference Manual* for more information.

2.3.1.2.2 Hardware Implementation-Dependent Register 1 (HID1)

The PowerQUICC II implementation of HID1 is shown in [Figure 2-4](#).

**Figure 2-4. Hardware Implementation-Dependent Register 1 (HID1)**


[Table 2-2](#) shows the bit definitions for HID1.

Table 2-2. HID1 Field Descriptions

Bits	Name	Function
0–4	PLLCFG	PLL configuration setting. These bits reflect the state of the PLL_CFG[0:4] signals.
5–31	—	Reserved

2.3.1.2.3 Hardware Implementation-Dependent Register 2 (HID2)

The processor core implements an additional hardware implementation-dependent register, shown in [Figure 2-5](#).

**Figure 2-5. Hardware Implementation-Dependent Register 2 (HID2)**

[Table 2-3](#) describes the HID2 fields.

Table 2-3. HID2 Field Descriptions

Bits	Name	Function
0–14	—	Reserved
15	SFP	Speed for low power. Setting SFP reduces power consumption at the cost of reducing the maximum frequency, which benefits power-sensitive applications that are not frequency-critical.
16–18	IWLCK	Instruction cache way lock. Useful for locking blocks of instructions into the instruction cache for time-critical applications that require deterministic behavior. See Section 2.4.2.3, “Cache Locking.”
19–23	—	Reserved

Table 2-3. HID2 Field Descriptions (continued)

Bits	Name	Function
24–26	DWLCK	Data cache way lock. Useful for locking blocks of data into the data cache for time-critical applications where deterministic behavior is required. See Section 2.4.2.3, “Cache Locking.”
27–31	—	Reserved

2.3.1.2.4 Processor Version Register (PVR)

Software can identify the PowerQUICC II’s processor core by reading the processor version register (PVR). The processor version number for .29μm (HiP3) devices is 0x00810101 and 0x80811014 for .25μm (HiP4) devices.

2.3.2 PowerPC Instruction Set and Addressing Modes

All PowerPC instructions are encoded as single-word (32-bit) opcodes. Instruction formats are consistent among all instruction types, permitting efficient decoding to occur in parallel with operand accesses. This fixed instruction length and consistent format greatly simplifies instruction pipelining.

2.3.2.1 Calculating Effective Addresses

The effective address (EA) is the 32-bit address computed by the processor when executing a memory access or branch instruction or when fetching the next sequential instruction.

The PowerPC architecture supports two simple memory addressing modes:

- $EA = (rA|0) + \text{offset}$ (including offset = 0) (register indirect with immediate index)
- $EA = (rA|0) + rB$ (register indirect with index)

These simple addressing modes allow efficient address generation for memory accesses. Calculation of the effective address for aligned transfers occurs in a single clock cycle.

For a memory access instruction, if the sum of the effective address and the operand length exceeds the maximum effective address, the memory operand is considered to wrap around from the maximum effective address to effective address 0.

Effective address computations for both data and instruction accesses use 32-bit unsigned binary arithmetic. A carry from bit 0 is ignored in 32-bit implementations.

In addition to the functionality of the MPC603e, the PowerQUICC II has additional hardware support for misaligned little-endian accesses. Except for string/multiple load and store instructions, little-endian load/store accesses not on a word boundary generate exceptions under the same circumstances as big-endian requests.

2.3.2.2 PowerPC Instruction Set

The PowerPC instructions are divided into the following categories:

- Integer instructions—These include arithmetic and logical instructions.
 - Integer arithmetic
 - Integer compare
 - Integer logical
 - Integer rotate and shift
- Floating-point instructions—These include floating-point computational instructions, as well as instructions that affect the FPSCR.
 - Floating-point arithmetic
 - Floating-point multiply/add
 - Floating-point rounding and conversion
 - Floating-point compare
 - Floating-point status and control
- Load/store instructions—These include integer and floating-point load and store instructions.
 - Integer load and store
 - Integer load and store with byte reverse
 - Integer load and store string/multiple
 - Floating-point load and store
- Flow control instructions—These include branching instructions, condition register logical instructions, trap instructions, and other synchronizing instructions that affect the instruction flow.
 - Branch and trap
 - Condition register logical
 - Primitives used to construct atomic memory operations (**lwarx** and **stwcx**.)
 - Synchronize
- Processor control instructions—These instructions are used for synchronizing memory accesses and management of caches, TLBs, and the segment registers.
 - Move to/from SPR
 - Move to/from MSR
 - Instruction synchronize
- Memory control instructions—These provide control of caches, TLBs, and segment registers.
 - Supervisor-level cache management
 - User-level cache management
 - Segment register manipulation
 - TLB management

Note that this grouping of the instructions does not indicate which execution unit executes a particular instruction or group of instructions.

Integer instructions operate on byte, half-word, and word operands. The PowerPC architecture uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, and word operand loads and stores between memory and a set of 32 GPRs. Floating-point instructions operate on single-precision (one word) and double-precision (one double word) floating-point operands. It also provides for word and double-word operand loads and stores between memory and a set of 32 floating-point registers (FPRs).

Computational instructions do not modify memory. To use a memory operand in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written back to the target location with separate instructions. Decoupling arithmetic instructions from memory accesses increases throughput by facilitating pipelining.

Processors that implement the PowerPC architecture follow the program flow when they are in the normal execution state. However, the flow of instructions can be interrupted directly by the execution of an instruction or by an asynchronous event. Either kind of exception may cause one of several components of the system software to be invoked.

2.3.2.3 PowerQUICC II Implementation-Specific Instruction Set

The PowerQUICC II processor core instruction set is defined as follows:

- The processor core provides hardware support for all 32-bit PowerPC instructions.
- The processor core provides two implementation-specific instructions used for software table search operations following TLB misses:
 - Load Data TLB Entry (**tlbld**)
 - Load Instruction TLB Entry (**tlbli**)
- The processor core implements the following instructions defined as optional by the PowerPC architecture:
 - Floating Select (**fsel**)
 - Floating Reciprocal Estimate Single-Precision (**fres**)
 - Floating Reciprocal Square Root Estimate (**frsqrte**)
 - Store Floating-Point as Integer Word Indexed (**stfiwx**)
 - External Control In Word Indexed (**eciwx**)
 - External Control Out Word Indexed (**ecowx**)

The PowerQUICC II does not provide the hardware support for misaligned **eciwx** and **ecowx** instructions provided by the MPC603e processor. An alignment exception is taken if these instructions are not word-aligned.

2.4 Cache Implementation

The PowerQUICC II processor core has separate data and instruction caches. The cache implementation is described in the following sections.

2.4.1 PowerPC Cache Model

The PowerPC architecture does not define hardware aspects of cache implementations. For example, some processors, including the PowerQUICC II's processor core, have separate instruction and data caches (Harvard architecture), while others implement a unified cache.

Microprocessors that implement the PowerPC architecture control the following memory access modes on a page or block basis:

- Write-back/write-through mode
- Caching-inhibited mode
- Memory coherency

The PowerPC cache management instructions provide a means by which the application programmer can affect the cache contents.

2.4.2 PowerQUICC II Implementation-Specific Cache Implementation

As shown in [Figure 2-1](#), the caches provide a 64-bit interface to the instruction fetch unit and load/store unit. The surrounding logic selects, organizes, and forwards the requested information to the requesting unit. Write operations to the cache can be performed on a byte basis, and a complete read-modify-write operation to the cache can occur in each cycle.

Each cache block contains eight contiguous words from memory that are loaded from an 8-word boundary (that is, bits A27–A31 of the effective addresses are zero); thus, a cache block never crosses a page boundary. Misaligned accesses across a page boundary can incur a performance penalty.

The cache blocks are loaded in to the processor core in four beats of 64 bits each. The burst load is performed as critical double word first.

To ensure coherency among caches in a multiprocessor (or multiple caching-device) implementation, the processor core implements the MEI protocol. These three states, modified, exclusive, and invalid, indicate the state of the cache block as follows:

- Modified—The cache block is modified with respect to system memory; that is, data for this address is valid only in the cache and not in system memory.
- Exclusive—This cache block holds valid data that is identical to the data at this address in system memory. No other cache has this data.
- Invalid—This cache block does not hold valid data.

2.4.2.1 Data Cache

As shown in [Figure 2-6](#), the data cache is configured as 128 sets of four blocks each. Each block consists of 32 bytes, two state bits, and an address tag. The two state bits implement the three-state MEI (modified/exclusive/invalid) protocol. Each block contains eight 32-bit words. Note that the PowerPC architecture defines the term 'block' as the cacheable unit. For the PowerQUICC II's processor core, the block size is equivalent to a cache line.




Figure 2-6. Data Cache Organization

Because the processor core data cache tags are single-ported, simultaneous load or store and snoop accesses cause resource contention. Snoop accesses have the highest priority and are given first access to the tags, unless the snoop access coincides with a tag write, in which case the snoop is retried and must rearbitrate for access to the cache. Loads or stores that are deferred due to snoop accesses are executed on the clock cycle following the snoop.

Because the caches on the processor core are write-back caches, the predominant type of transaction for most applications is burst-read memory operations, followed by burst-write memory operations, and single-beat (noncacheable or write-through) memory read and write operations. When a cache block is filled with a burst read, the critical double word is simultaneously written to the cache and forwarded to the requesting unit, thus minimizing stalls due to load delays.

Additionally, there can be address-only operations, variants of the burst and single-beat operations, (for example, global memory operations that are snooped and atomic memory operations), and address retry activity (for example, when a snooped read access hits a modified line in the cache).

Setting `HID0[ABE]` causes execution of the `dcbf`, `dcbi`, and `dcbst` instructions to be broadcast onto the 60x bus. The value of `ABE` does not affect `dcbz` instructions, which are always broadcast and snooped. The cache operations are intended primarily for managing on-chip caches. However, the optional broadcast feature is necessary to allow proper management of a system using an external copyback L2 cache.

The address and data buses operate independently to support pipelining and split transactions during memory accesses. The processor core pipelines its own transactions to a depth of one level.

Typically, memory accesses are weakly ordered—sequences of operations, including load/store string and multiple instructions, do not necessarily complete in the order they begin—maximizing the efficiency of the internal bus without sacrificing coherency of the data. The processor core allows pending read operations to precede previous store operations (except when a dependency exists, or in cases where a non-cacheable access is performed), and provides support for a write operation to proceed a previously queued read data tenure (for example, allowing a snoop push to be enveloped by the address and data

tenures of a read operation). Because the processor can dynamically optimize run-time ordering of load/store traffic, overall performance is improved.

2.4.2.2 Instruction Cache

The instruction cache also consists of 128 sets of four blocks, and each block consists of 32 bytes, an address tag, and a valid bit. The instruction cache may not be written to except through a block fill operation caused by a cache miss. In the processor core, internal access to the instruction cache is blocked only until the critical load completes.

The processor core supports instruction fetching from other instruction cache lines following the forwarding of the critical first double word of a cache line load operation. The processor core's instruction cache is blocked only until the critical load completes (hits under reloads allowed). Successive instruction fetches from the cache line being loaded are forwarded, and accesses to other instruction cache lines can proceed during the cache line load operation.

The instruction cache is not snooped, and cache coherency must be maintained by software. A fast hardware invalidation capability is provided to support cache maintenance. The organization of the instruction cache is very similar to the data cache shown in [Figure 2-6](#).

2.4.2.3 Cache Locking

The processor core supports cache locking, which is the ability to prevent some or all of a microprocessor's instruction or data cache from being overwritten. Cache entries can be locked for either an entire cache or for individual ways within the cache. Entire data cache locking is enabled by setting `HID0[DLOCK]`, and entire instruction cache locking is enabled by setting `HID0[ILOCK]`. For more information, refer to *Cache Locking on the G2 Core* application note (order number: AN1767/D). Cache way locking is controlled by the `IWLCK` and `DWLCK` bits of `HID2`.

2.4.2.3.1 Entire Cache Locking

When an entire cache is locked, hits within the cache are supplied in the same manner as hits to an unlocked cache. Any access that misses in the cache is treated as a cache-inhibited access. Cache entries that are invalid at the time of locking will remain invalid and inaccessible until the cache is unlocked. Once the cache has been unlocked, all entries (including invalid entries) are available. Entire cache locking is inefficient if the number of instructions or the size of data to be locked is small compared to the cache size.

2.4.2.3.2 Way Locking

Locking only a portion of the cache is accomplished by locking ways within the cache. Locking always begins with the first way (way0) and is sequential. That is, it is valid to lock ways 0, 1, and 2 but it is not possible to lock just way0 and way2). When using way locking at least one way must be left unlocked. The maximum number of lockable ways is three.

Unlike entire cache locking, invalid entries in a locked way are accessible and available for data placement. As hits to the cache fill invalid entries within a locked way, the entries become valid and locked. This behavior differs from entire cache locking where nothing is placed in the cache, even if invalid entries exist in the cache. Unlocked ways of the cache behave normally.

2.5 Exception Model

This section describes the PowerPC exception model and implementation-specific details of the PowerQUICC II core.

2.5.1 PowerPC Exception Model

The PowerPC exception mechanism allows the processor to change to supervisor state as a result of external signals, errors, or unusual conditions arising in the execution of instructions. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions occurs in supervisor mode.

Although multiple exception conditions can map to a single exception vector, a more specific condition may be determined by examining a register associated with the exception—for example, the DSISR identifies instructions that cause a DSI exception. Additionally, some exception conditions can be explicitly enabled or disabled by software.

The PowerPC architecture requires that exceptions be handled in program order; therefore, although a particular implementation may recognize exception conditions out of order, exceptions are taken in strict order. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream, including any that have not yet entered the execute stage, are required to complete before the exception is taken. Any exceptions caused by those instructions are handled first. Likewise, exceptions that are asynchronous and precise are recognized when they occur, but are not handled until the instruction currently in the completion stage successfully completes execution or generates an exception, and the completed store queue is emptied.

Unless a catastrophic condition causes a system reset or machine check exception, only one exception is handled at a time. If, for example, a single instruction encounters multiple exception conditions, those conditions are handled sequentially. After the exception handler handles an exception, the instruction execution continues until the next exception condition is encountered. However, in many cases there is no attempt to re-execute the instruction. This method of recognizing and handling exception conditions sequentially guarantees that exceptions are recoverable.

Exception handlers should save the information stored in SRR0 and SRR1 early to prevent the program state from being lost due to a system reset or machine check exception or to an instruction-caused exception in the exception handler. SRR0 and SRR1 should also be saved before enabling external interrupts.

The PowerPC architecture supports four types of exceptions:

- Synchronous, precise—These are caused by instructions. All instruction-caused exceptions are handled precisely; that is, the machine state at the time the exception occurs is known and can be completely restored. This means that (excluding the trap and system call exceptions) the address of the faulting instruction is provided to the exception handler and that neither the faulting instruction nor subsequent instructions in the code stream will complete execution before the exception is taken. Once the exception is processed, execution resumes at the address of the faulting instruction (or at an alternate address provided by the exception handler). When an

exception is taken due to a trap or system call instruction, execution resumes at an address provided by the handler.

- Synchronous, imprecise—The PowerPC architecture defines two imprecise floating-point exception modes, recoverable and nonrecoverable. These are not implemented on the PowerQUICC II.
- Asynchronous, maskable—The external, system management interrupt (SMI), and decremter interrupts are maskable asynchronous exceptions. When these exceptions occur, their handling is postponed until the next instruction and any exceptions associated with that instruction complete execution. If no instructions are in the execution units, the exception is taken immediately upon determination of the correct restart address (for loading SRR0).
- Asynchronous, nonmaskable—There are two nonmaskable asynchronous exceptions: system reset and the machine check exception. These exceptions may not be recoverable, or may provide a limited degree of recoverability. All exceptions report recoverability through MSR[RI].

2.5.2 PowerQUICC II Implementation-Specific Exception Model

As specified by the PowerPC architecture, all processor core exceptions can be described as either precise or imprecise and either synchronous or asynchronous. Asynchronous exceptions (some of which are maskable) are caused by events external to the processor's execution. Synchronous exceptions, which are all handled precisely by the processor core, are caused by instructions. The processor core exception classes are shown in [Table 2-4](#).

Table 2-4. Exception Classifications for the Processor Core

Synchronous/Asynchronous	Precise/Imprecise	Exception Type
Asynchronous, nonmaskable	Imprecise	Machine check System reset
Asynchronous, maskable	Precise	External interrupt Decrementer System management interrupt
Synchronous	Precise	Instruction-caused exceptions

Although exceptions have other characteristics as well, such as whether they are maskable or nonmaskable, the distinctions shown in [Table 2-4](#) define categories of exceptions that the processor core handles uniquely. Note that [Table 2-4](#) includes no synchronous imprecise instructions.

The processor core's exceptions, and conditions that cause them, are listed in [Table 2-5](#).

Table 2-5. Exceptions and Conditions

Exception Type	Vector Offset (hex)	Causing Conditions
Reserved	00000	—
System reset	00100	A system reset is caused by the assertion of either $\overline{\text{SRESET}}$ or $\overline{\text{HRESET}}$. Note that the reset value of the MSR exception prefix bit (MSR[IP]), described in the <i>G2 Core Reference Manual</i> , is determined by the CIP bit in the hard reset configuration word. This is described in Section 5.4.1, "Hard Reset Configuration Word."

Table 2-5. Exceptions and Conditions (continued)

Exception Type	Vector Offset (hex)	Causing Conditions
Machine check	00200	A machine check is caused by the assertion of the \overline{TEA} signal during a data bus transaction, assertion of \overline{MCP} , or an address or data parity error.
DSI	00300	The cause of a DSI exception can be determined by the bit settings in the DSISR, listed as follows: <ul style="list-style-type: none"> • 1 Set if the translation of an attempted access is not found in the primary hash table entry group (HTEG), or in the rehashed secondary HTEG, or in the range of a DBAT register; otherwise cleared. • 4 Set if a memory access is not permitted by the page or DBAT protection mechanism; otherwise cleared. • 5 Set by an eciwx or ecowx instruction if the access is to an address that is marked as write-through, or execution of a load/store instruction that accesses a direct-store segment. • 6 Set for a store operation and cleared for a load operation. • 11 Set if eciwx or ecowx is used and EAR[E] is cleared.
ISI	00400	An ISI exception is caused when an instruction fetch cannot be performed for any of the following reasons: <ul style="list-style-type: none"> • The effective (logical) address cannot be translated. That is, there is a page fault for this portion of the translation, so an ISI exception must be taken to load the PTE (and possibly the page) into memory. • The fetch access is to a direct-store segment (indicated by SRR1[3] set). • The fetch access violates memory protection (indicated by SRR1[4] set). If the key bits (Ks and Kp) in the segment register and the PP bits in the PTE are set to prohibit read access, instructions cannot be fetched from this location.
External interrupt	00500	An external interrupt is caused when MSR[EE] = 1 and the \overline{INT} signal is asserted.
Alignment	00600	An alignment exception is caused when the processor core cannot perform a memory access for any of the reasons described below: <ul style="list-style-type: none"> • The operand of a floating-point load or store is to a direct-store segment. • The operand of a floating-point load or store is not word-aligned. • The operand of a lmw, stmw, lwarx, or stwcx. is not word-aligned. • The operand of an elementary, multiple or string load or store crosses a segment boundary with a change to the direct store T bit. • The operand of dcbz instruction is in memory that is write-through required or caching inhibited, or dcbz is executed in an implementation that has either no data cache or a write-through data cache. • A misaligned eciwx or ecowx instruction • A multiple or string access with MSR[LE] set <p>The processor core differs from <i>MPC603e User's Manual</i> in that it initiates an alignment exception when it detects a misaligned eciwx or ecowx instruction and does not initiate an alignment exception when a little-endian access is misaligned.</p>

Table 2-5. Exceptions and Conditions (continued)

Exception Type	Vector Offset (hex)	Causing Conditions
Program	00700	A program exception is caused by one of the following exception conditions, which correspond to bit settings in SRR1 and arise during execution of an instruction: <ul style="list-style-type: none"> • Illegal instruction—An illegal instruction program exception is generated when execution of an instruction is attempted with an illegal opcode or illegal combination of opcode and extended opcode fields (including PowerPC instructions not implemented in the processor core), or when execution of an optional instruction not provided in the processor core is attempted (these do not include those optional instructions that are treated as no-ops). • Privileged instruction—A privileged instruction type program exception is generated when the execution of a privileged instruction is attempted and the MSR register user privilege bit, MSR[PR], is set. In the processor core, this exception is generated for mtspr or mfspr with an invalid SPR field if SPR[0] = 1 and MSR[PR] = 1. This may not be true for all processors that implement the PowerPC architecture. • Trap—A trap type program exception is generated when any of the conditions specified in a trap instruction is met.
Floating-point unavailable	00800	A floating-point unavailable exception is caused by an attempt to execute a floating-point instruction (including floating-point load, store, and move instructions) when the floating-point available bit is cleared (MSR[FP] = 0).
Decrementer	00900	The decrementer exception occurs when the most significant bit of the decrementer (DEC) register transitions from 0 to 1. Must also be enabled with the MSR[EE] bit.
Reserved	00A00–00BFF	—
System call	00C00	A system call exception occurs when a System Call (sc) instruction is executed.
Trace	00D00	A trace exception is taken when MSR[SE] = 1 or when the currently completing instruction is a branch and MSR[BE] = 1.
Floating-point assist	00E00	Not implemented.
Reserved	00E10–00FFF	—
Instruction translation miss	01000	An instruction translation miss exception is caused when the effective address for an instruction fetch cannot be translated by the ITLB.
Data load translation miss	01100	A data load translation miss exception is caused when the effective address for a data load operation cannot be translated by the DTLB.
Data store translation miss	01200	A data store translation miss exception is caused when the effective address for a data store operation cannot be translated by the DTLB, or when a DTLB hit occurs, and the changed bit in the PTE must be set due to a data store operation.
Instruction address breakpoint	01300	An instruction address breakpoint exception occurs when the address (bits 0–29) in the IABR matches the next instruction to complete in the completion unit, and the IABR enable bit (bit 30) is set.
System management interrupt	01400	A system management interrupt is caused when MSR[EE] = 1 and the $\overline{\text{SMI}}$ input signal is asserted.
Reserved	01500–02FFF	—

2.5.3 Exception Priorities

The exception priorities for the processor core are unchanged from those described in the *G2 Core reference Manual* except for the alignment exception, whose causes are prioritized as follows:

1. Floating-point operand not word-aligned
2. **lmw**, **stmw**, **lwarx**, or **stwcx**. operand not word-aligned
3. **eciwx** or **ecowx** operand misaligned
4. A multiple or string access is attempted with MSR[LE] set

2.6 Memory Management

The following subsections describe the memory management features of the PowerPC architecture and the PowerQUICC II implementation.

2.6.1 PowerPC MMU Model

The primary functions of the MMU are to translate logical (effective) addresses to physical addresses for memory accesses, and to provide access protection on blocks and pages of memory.

There are two types of accesses generated by the processor core that require address translation—instruction accesses and data accesses to memory generated by load and store instructions.

The PowerPC MMU and exception models support demand-paged virtual memory. Virtual memory management permits execution of programs larger than the size of physical memory; demand-paged implies that individual pages are loaded into physical memory from system memory only when they are first accessed by an executing program.

The PowerPC architecture supports the following three translation methods:

- Address translations disabled. Translation is enabled by setting bits in the MSR—MSR[IR] enables instruction address translations and MSR[DR] enables data address translations. Clearing these bits disables translation and the effective address is used as the physical address.
- Block address translation. The PowerPC architecture defines independent four-entry BAT arrays for instructions and data that maintain address translations for blocks of memory. Block sizes range from 128 Kbyte to 256 Mbyte and are software selectable. The BAT arrays are maintained by system software. The BAT registers, defined by the PowerPC architecture for block address translations, are shown in [Figure 2-2](#).
- Demand page mode. The page table contains a number of page table entry groups (PTEGs). A PTEG contains eight page table entries (PTEs) of eight bytes each; therefore, each PTEG is 64 bytes long. PTEG addresses are entry points for table search operations.

The hashed page table is a variable-sized data structure that defines the mapping between virtual page numbers and physical page numbers. The page table size is a power of 2, and its starting address is a multiple of its size.

On-chip instruction and data TLBs provide address translation in parallel with the on-chip cache access, incurring no additional time penalty in the event of a TLB hit. A TLB is a cache of the most recently used page table entries. Software is responsible for maintaining the consistency of the

TLB with memory. In the PowerQUICC II, the processor core's TLBs are 64-entry, two-way set-associative caches that contain instruction and data address translations. The PowerQUICC II's core provides hardware assist for software table search operations through the hashed page table on TLB misses. Supervisor software can invalidate TLB entries selectively.

The MMU also directs the address translation and enforces the protection hierarchy programmed by the operating system in relation to the supervisor/user privilege level of the access and in relation to whether the access is a load or store.

2.6.2 PowerQUICC II Implementation-Specific MMU Features

The instruction and data MMUs in the processor core provide 4-Gbytes of logical address space accessible to supervisor and user programs with a 4-Kbyte page size and 256-Mbyte segment size.

The PowerQUICC II's MMUs support up to 4 Petabytes (2^{52}) of virtual memory and 4 Gbytes (2^{32}) of physical memory (referred to as real memory in the PowerPC architecture specification) for instructions and data. Referenced and changed status is maintained by the processor for each page to assist implementation of a demand-paged virtual memory system.

The PowerQUICC II's TLBs are 64-entry, two-way set-associative caches that contain instruction and data address translations. The processor core provides hardware assist for software table search operations through the hashed page table on TLB misses. Supervisor software can invalidate TLB entries selectively.

After an effective address is generated, the higher-order bits of the effective address are translated by the appropriate MMU into physical address bits. Simultaneously, the lower-order address bits (that are untranslated and therefore, considered both logical and physical), are directed to the on-chip caches where they form the index into the four-way set-associative tag array. After translating the address, the MMU passes the higher-order bits of the physical address to the cache, and the cache lookup completes. For caching-inhibited accesses or accesses that miss in the cache, the untranslated lower-order address bits are concatenated with the translated higher-order address bits; the resulting 32-bit physical address is then used by the system interface, which accesses external memory.

For instruction accesses, the MMU performs an address lookup in both the 64 entries of the ITLB, and in the IBAT array. If an effective address hits in both the ITLB and the IBAT array, the IBAT array translation takes priority. Data accesses cause a lookup in the DTLB and DBAT array for the physical address translation. In most cases, the physical address translation resides in one of the TLBs and the physical address bits are readily available to the on-chip cache.

When the physical address translation misses in the TLBs, the processor core provides hardware assistance for software to search the translation tables in memory. When a required TLB entry is not found in the appropriate TLB, the processor vectors to one of the three TLB miss exception handlers so that the software can perform a table search operation and load the TLB. When this occurs, the processor automatically saves information about the access and the executing context. Refer to the *G2 Core reference Manual* for more detailed information about these features and the suggested software routines for searching the page tables.

2.7 Instruction Timing

The processor core is a pipelined superscalar processor. A pipelined processor is one in which the processing of an instruction is broken into discrete stages. Because the processing of an instruction is broken into a series of stages, an instruction does not require the entire resources of an execution unit at one time. For example, after an instruction completes the decode stage, it can pass on to the next stage, while the subsequent instruction can advance into the decode stage. This improves the throughput of the instruction flow. The instruction pipeline in the processor core has four major stages, described as follows:

- The fetch pipeline stage primarily involves retrieving instructions from the memory system and determining the location of the next instruction fetch. Additionally, the BPU decodes branches during the fetch stage and folds out branch instructions before the dispatch stage if possible.
- The dispatch pipeline stage is responsible for decoding the instructions supplied by the instruction fetch stage, and determining which of the instructions are eligible to be dispatched in the current cycle. In addition, the source operands of the instructions are read from the appropriate register file and dispatched with the instruction to the execute pipeline stage. At the end of the dispatch pipeline stage, the dispatched instructions and their operands are latched by the appropriate execution unit.
- During the execute pipeline stage, each execution unit that has an executable instruction executes the selected instruction (perhaps over multiple cycles), writes the instruction's result into the appropriate rename register, and notifies the completion stage that the instruction has finished execution.

The execution unit reports any internal exceptions to the completion/writeback pipeline stage and discontinues execution until the exception is handled. The exception is not signaled until that instruction is the next to be completed. Execution of most load/store instructions is also pipelined. The load/store unit has two pipeline stages. The first stage is for effective address calculation and MMU translation and the second stage is for accessing the data in the cache.

- The complete/writeback pipeline stage maintains the correct architectural machine state and transfers the contents of the rename registers to the GPRs and FPRs as instructions are retired. If the completion logic detects an instruction causing an exception, all following instructions are cancelled, their execution results in rename registers are discarded, and instructions are fetched from the correct instruction stream.

The processor core provides support for single-cycle store operations and it provides an adder/comparator in the SRU that allows the dispatch and execution of multiple integer add and compare instructions on each cycle.

Performance of integer divide operations has been improved in the processor core. A divide instruction takes half the cycles to execute as described in the *G2 Core reference Manual*. The new latency is reflected in [Table 2-6](#).

Table 2-6. Integer Divide Latency

Primary Opcode	Extended Opcode	Mnemonic	Form	Unit	Cycles
31	459	divwu[o][.]	xo	IU	20
31	491	divw[o][.]	xo	IU	20

2.8 Differences between the PowerQUICC II's G2 Core and the MPC603e Microprocessor

The PowerQUICC II's processor core is a derivative of the MPC603e microprocessor design. Some changes have been made and are visible either to a programmer or a system designer. Any software designed around an MPC603e is functional when replaced with the PowerQUICC II except for the specific customer-visible changes listed in [Table 2-7](#).

Software can distinguish between the MPC603e and the PowerQUICC II by reading the processor version register (PVR). The PowerQUICC II's processor version number is 0x0081; the processor revision level starts at 0x0100 and is incremented for each revision of the chip.

Table 2-7. Major Differences between PowerQUICC II's G2 Core and the MPC603e User's Manual

Description	Impact
Added bus multipliers of 4.5x, 5x, 5.5x, 6x, 6.5x 7x, 7.5x, 8x	Occupies unused encodings of the PLL_CFG[0–4]
Added hardware support for misaligned little endian accesses	Except for strings/multiples, little-endian load/store accesses not on a word boundary generate exceptions under the same circumstances as big-endian accesses.
Removed misalignment support for eciwx and ecowx instructions.	These instructions take an alignment exception if not on a word boundary.
Added ability to broadcast dcbf , dcbi , and dcbst onto the 60x bus	Setting HID0[ABE] enables the new broadcast feature (new in the PID7v-603e). The default is to not broadcast these operations.
Added ability to reflect the value of the M bit onto the 60x bus during instruction translations	Setting HID0[IFEM] enables this feature. The default is to not present the M bit on the bus.
Removed HID0[EICE]	There is no support for ICE pipeline tracking.
Added instruction and data cache locking mechanism	Implements a cache way locking mechanism for both the instruction and data caches. One to three of the four ways in the cache can be locked with control bits in the HID2 register. See Section 2.3.1.2.3, "Hardware Implementation-Dependent Register 2 (HID2)."
Added pin-configurable reset vector	The value of MSR[IP], interrupt prefix, is determined at hard reset by the hardware configuration word.
Addition of speed-for-power functionality	The processor core implements an additional dynamic power management mechanism. HID2[SFP] controls this function. See Section 2.3.1.2.3, "Hardware Implementation-Dependent Register 2 (HID2)."
Improved access to cache during block fills	The PowerQUICC II provides quicker access to incoming data and instruction on a cache block fill. See Section 2.4.2, "PowerQUICC II Implementation-Specific Cache Implementation."
Improved integer divide latency	Performance of integer divide operations has been improved in the processor core. A divide takes half the cycles to execute as described in <i>MPC603e User's Manual</i> . The new latency is reflected in Table 2-6 .

Chapter 3 Memory Map

The PowerQUICC II's internal memory resources are mapped within a contiguous block of memory. The size of the internal space is 128 Kbytes. The location of this block within the global 4-Gbyte real memory space can be mapped on 128 Kbytes resolution through an implementation-specific special register called the internal memory map register (IMMR). For more information, see [Section 4.3.2.7, “Internal Memory Map Register \(IMMR\).”](#) [Table 3-1](#) defines the internal memory map of the PowerQUICC II.

Table 3-1. Internal Memory Map

Address (offset)	Register	R/W	Size	Reset	Section/Page
CPM Dual-Port RAM					
0x00000–0x03FFF	Dual-port RAM (DPRAM1)	R/W	16 Kbytes	—	14.5/14-17
0x04000–0x05FFF	Dual-port RAM (microcode only) (DPRAM) ¹	R/W	8 Kbytes	—	14.5/14-17
0x06000–0x07FFF	Reserved	—	8 Kbytes	—	—
0x08000–0x08FFF	Dual-port RAM (DPRAM2)	R/W	4 Kbytes	—	14.5/14-17
0x09000–0x0AFFF	Reserved	—	8 Kbytes	—	—
0x0B000–0x0BFFF	Dual-port RAM (DPRAM3)	R/W	4 Kbytes	—	14.5/14-17
0x0C000–0x0FFFF	Reserved	—	16 Kbytes	—	—
General SIU					
0x10000	SIU module configuration register (SIUMCR)	R/W	32 bits	see Figure 4-28	4.3.2.6/4-33
0x10004	System protection control register (SYPCR)	R/W	32 bits	0xFFFF_FF07	4.3.2.8/4-37
0x10008	Reserved	—	6 bytes	—	—
0x1000E	Software service register (SWSR)	W	16 bits	undefined	4.3.2.9/4-38
0x10010–0x10023	Reserved	—	20 bytes	—	—
0x10024	Bus configuration register (BCR)	R/W	32 bits	reset configuration	4.3.2.1/4-26
0x10028	60x bus arbiter configuration register (PPC_ACR)	R/W	8 bits	see Figure 4-22	4.3.2.2/4-29

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x10029	Reserved	—	24 bits	—	—
0x1002C	60x bus arbitration-level register high (first 8 clients) (PPC_ALRH)	R/W	32 bits	0x0126_3457	4.3.2.3/4-30
0x10030	60x bus arbitration-level register low (next 8 clients) (PPC_ALRL)	R/W	32 bits	0x89AB_CDEF	4.3.2.3/4-30
0x10034	Local arbiter configuration register (LCL_ACR)	R/W	8 bits	0x02	4.3.2.4/4-31
0x10035	Reserved	—	24 bits	—	—
0x10038	Local arbitration-level register (first 8 clients) (LCL_ALRH)	R/W	32 bits	0x0126_3457	4.3.2.5/4-32
0x1003C	Local arbitration-level register (next 8 clients) (LCL_ALRL)	R/W	32 bits	0x89AB_CDEF	4.3.2.3/4-30
0x10040	60x bus transfer error status control register 1 (TESCR1)	R/W	32 bits	0x0000_0000	4.3.2.10/4-38
0x10044	60x bus transfer error status control register 2 (TESCR2)	R/W	32 bits	0x0000_0000	4.3.2.11/4-40
0x10048	Local bus transfer error status control register 1 (L_TESCR1)	R/W	32 bits	0x0000_0000	4.3.2.12/4-42
0x1004C	Local bus transfer error status control register 2 (L_TESCR2)	R/W	32 bits	0x0000_0000	4.3.2.13/4-43
0x10050	60x bus DMA transfer error address (PDTEA)	R	32 bits	undefined	19.2.3/19-4
0x10054	60x bus DMA transfer error MSNUM (PDTEM)	R	8 bits	undefined	19.2.4/19-4
0x10055	Reserved	—	24 bits	—	—
0x10058	Local bus DMA transfer error address (LDTEA)	R	32 bits	undefined	19.2.3/19-4
0x1005C	Local bus DMA transfer error MSNUM (LDTEM)	R	8 bits	undefined	19.2.4/19-4
0x1005D– 0x100FF	Reserved	—	163 bytes	—	—
Memory Controller					
0x10100	Base register bank 0 (BR0)	R/W	32 bits	see Figure 11-6	11.3.1/11-13
0x10104	Option register bank 0 (OR0)	R/W	32 bits	0xFE00_0EF4	11.3.2/11-15
0x10108	Base register bank 1 (BR1)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x1010C	Option register bank 1 (OR1)	R/W	32 bits	undefined	11.3.2/11-15
0x10110	Base register bank 2 (BR2)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x10114	Option register bank 2 (OR2)	R/W	32 bits	undefined	11.3.2/11-15
0x10118	Base register bank 3 (BR3)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x1011C	Option register bank 3 (OR3)	R/W	32 bits	undefined	11.3.2/11-15
0x10120	Base register bank 4 (BR4)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x10124	Option register bank 4 (OR4)	R/W	32 bits	undefined	11.3.2/11-15
0x10128	Base register bank 5 (BR5)	R/W	32 bits	0x0000_0000	11.3.1/11-13

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x1012C	Option register bank 5 (OR5)	R/W	32 bits	undefined	11.3.2/11-15
0x10130	Base register bank 6 (BR6)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x10134	Option register bank 6 (OR6)	R/W	32 bits	undefined	11.3.2/11-15
0x10138	Base register bank 7 (BR7)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x1013C	Option register bank 7 (OR7)	R/W	32 bits	undefined	11.3.2/11-15
0x10140	Base register bank 8 (BR8)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x10144	Option register bank 8 (OR8)	R/W	32 bits	undefined	11.3.2/11-15
0x10148	Base register bank 9 (BR9)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x1014C	Option register bank 9 (OR9)	R/W	32 bits	undefined	11.3.2/11-15
0x10150	Base register bank 10 (BR10)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x10154	Option register bank 10 (OR10)	R/W	32 bits	undefined	11.3.2/11-15
0x10158	Base register bank 11 (BR11)	R/W	32 bits	0x0000_0000	11.3.1/11-13
0x1015C	Option register bank 11 (OR11)	R/W	32 bits	undefined	11.3.2/11-15
0x10160	Reserved	—	8 bytes	—	—
0x10168	Memory address register (MAR)	R/W	32 bits	undefined	11.3.7/11-29
0x1016C	Reserved	—	32 bits	—	—
0x10170	Machine A mode register (MAMR)	R/W	32 bits	0x0004_0000	11.3.5/11-26
0x10174	Machine B mode register (MBMR)	R/W	32 bits	0x0004_0000	
0x10178	Machine C mode register (MCMR)	R/W	32 bits	0x0004_0000	
0x1017C	Reserved	—	48 bits	—	—
0x10184	Memory periodic timer prescaler (MPTPR)	R/W	16 bits	undefined	11.3.12/11-32
0x10188	Memory data register (MDR)	R/W	32 bits	undefined	11.3.6/11-28
0x1018C	Reserved	—	32 bits	—	—
0x10190	60x bus SDRAM mode register (PSDMR)	R/W	32 bits	0x0000_0000	11.3.3/11-20
0x10194	Local bus SDRAM mode register (LSDMR)	R/W	32 bits	0x0000_0000	11.3.4/11-23
0x10198	60x bus-assigned UPM refresh timer (PURT)	R/W	8 bits	0x00	11.3.8/11-30
0x10199	Reserved	—	24 bits	—	—
0x1019C	60x bus-assigned SDRAM refresh timer (PSRT)	R/W	8 bits	0x00	11.3.10/11-31
0x1019D	Reserved	—	24 bits	—	—
0x101A0	Local bus-assigned UPM refresh timer (LURT)	R/W	8 bits	0x00	11.3.9/11-30
0x101A1	Reserved	—	24 bits	—	—
0x101A4	Local bus-assigned SDRAM refresh timer (LSRT)	R/W	8 bits	0x00	11.3.11/11-31

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x101A5	Reserved	—	24 bits	—	—
0x101A8	Internal memory map register (IMMR)	R/W	32 bits	reset configuration	4.3.2.7/4-36
0x101AC	PCI base register 0 (PCIBR0) ²	R/W	32 bits	0x0000_0000	4.3.4.1/4-48
0x101B0	PCI base register 1 (PCIBR1) ²	R/W	32 bits	0x0000_0000	4.3.4.1/4-48
0x101B4–0x101C3	Reserved	—	16 bytes	—	—
0x101C4	PCI mask register 0 (PCIMSK0) ²	R/W	32 bits	0x0000_0000	4.3.4.2/4-49
0x101C8	PCI mask register 1 (PCIMSK1) ²	R/W	32 bits	0x0000_0000	4.3.4.2/4-49
0x101CC–0x101FF	Reserved	—	52 bytes	—	—
System Integration Timers					
0x10200–0x10 21F	Reserved	—	32 bytes	—	—
0x10220	Time counter status and control register (TMCNTSC)	R/W	16 bits	0x0000	4.3.2.14/4-44
0x10224	Time counter register (TMCNT)	R/W	32 bits	0x0000_0000	4.3.2.15/4-44
0x10228	Reserved	—	32 bits	—	—
0x1022C	Time counter alarm register (TMCNTAL)	R/W	32 bits	0x0000_0000	4.3.2.16/4-45
0x10230–0x1023F	Reserved	—	16 bytes	—	—
0x10240	Periodic interrupt status and control register (PISCR)	R/W	16 bits	0x0000	4.3.3.1/4-46
0x10244	Periodic interrupt count register (PITC)	R/W	32 bits	0x0000_0000	4.3.3.2/4-46
0x10248	Periodic interrupt timer register (PITR)	R	32 bits	0x0000_0000	4.3.3.3/4-47
0x1024C–0x102A8	Reserved	—	92 bytes	—	—
0x102AA–0x1042F	Reserved	—	372 bytes	—	—
PCI²					
0x10430	Outbound interrupt status register (OMISR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.3/9-78
0x10434	Outbound interrupt mask register (OMIMR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.4/9-79
0x10440	Inbound FIFO queue port register (IFQPR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.1/9-77
0x10444	Outbound FIFO queue port register (OFQPR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.2/9-78
0x10450	Inbound message register 0 (IMR0) ²	R/W	32 bits	undefined	9.12.1.1/9-66
0x10454	Inbound message register 1 (IMR1) ²	R/W	32 bits	undefined	9.12.1.1/9-66

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x10458	Outbound message register 0 (OMR0) ²	R/W	32 bits	undefined	9.12.1.2/9-66
0x1045C	Outbound message register 1 (OMR1) ²	R/W	32 bits	undefined	9.12.1.2/9-66
0x10460	Outbound doorbell register (ODR) ²	R/W	32 bits	0x0000_0000	9.12.2.1/9-67
0x10468	Inbound doorbell register (IDR) ²	R/W	32 bits	0x0000_0000	9.12.2.2/9-68
0x10480	Inbound message interrupt status register (IMISR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.5/9-80
0x10484	Inbound message interrupt mask register (IMIMR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.6/9-82
0x104A0	Inbound free_FIFO head pointer register (IFHPR) ²	R/W	32 bits	0x0000_0000	9.12.3.2.1/9-71
0x104A8	Inbound free_FIFO tail pointer register (IFTPR) ²	R/W	32 bits	0x0000_0000	9.12.3.2.1/9-71
0x104B0	Inbound post_FIFO head pointer register (IPHPR) ²	R/W	32 bits	0x0000_0000	9.12.3.2.2/9-72
0x104B8	Inbound post_FIFO tail pointer register (IPTPR) ²	R/W	32 bits	0x0000_0000	9.12.3.2.2/9-72
0x104C0	Outbound free_FIFO head pointer register (OFHPR) ²	R/W	32 bits	0x0000_0000	9.12.3.3.1/9-74
0x104C8	Outbound free_FIFO tail pointer register (OFTPR) ²	R/W	32 bits	0x0000_0000	9.12.3.3.1/9-74
0x104D0	Outbound post_FIFO head pointer register (OPHPR) ²	R/W	32 bits	0x0000_0000	9.12.3.3.2/9-75
0x104D8	Outbound post_FIFO tail pointer register (OPTPR) ²	R/W	32 bits	0x0000_0000	9.12.3.3.2/9-75
0x104E4	Message unit control register (MUCR) ²	R/W	32 bits	0x0000_0002	9.12.3.4.7/9-83
0x104F0	Queue base address register (QBAR) ²	R/W	32 bits	0x0000_0000	9.12.3.4.8/9-84
0x10500	DMA 0 mode register (DMAMR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.1/9-88
0x10504	DMA 0 status register (DMASR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.2/9-90
0x10508	DMA 0 current descriptor address register (DMACDAR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.3/9-91
0x10510	DMA 0 source address register (DMASAR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.4/9-92
0x10518	DMA 0 destination address register (DMADAR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.5/9-92
0x10520	DMA 0 byte count register (DMABCR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.6/9-93
0x10524	DMA 0 next descriptor address register (DMANDAR0) ²	R/W	32 bits	0x0000_0000	9.13.1.6.7/9-94
0x10580	DMA 1 mode register (DMAMR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.1/9-88
0x10584	DMA 1 status register (DMASR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.2/9-90
0x10588	DMA 1 current descriptor address register (DMACDAR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.3/9-91
0x10590	DMA 1 source address register (DMASAR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.4/9-92
0x10598	DMA 1 destination address register (DMADAR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.5/9-92
0x105A0	DMA 1 byte count register (DMABCR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.6/9-93
0x105A4	DMA 1 next descriptor address register (DMANDAR1) ²	R/W	32 bits	0x0000_0000	9.13.1.6.7/9-94
0x10600	DMA 2 mode register (DMAMR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.1/9-88
0x10604	DMA 2 status register (DMASR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.2/9-90

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x10608	DMA 2 current descriptor address register (DMACDAR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.3/9-91
0x10610	DMA 2 source address register (DMASAR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.4/9-92
0x10618	DMA 2 destination address register (DAR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.5/9-92
0x10620	DMA 2 byte count register (DMABCR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.6/9-93
0x10624	DMA 2 next descriptor address register (DMANDAR2) ²	R/W	32 bits	0x0000_0000	9.13.1.6.7/9-94
0x10680	DMA 3 mode register (DMAMR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.1/9-88
0x10684	DMA 3 status register (DMASR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.2/9-90
0x10688	DMA 3 current descriptor address register (DMACDAR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.3/9-91
0x10690	DMA 3 source address register (DMASAR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.4/9-92
0x10698	DMA 3 destination address register (DMADAR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.5/9-92
0x106A0	DMA 3 byte count register (DMABCR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.6/9-93
0x106A4	DMA 3 next descriptor address register (DMANDAR3) ²	R/W	32 bits	0x0000_0000	9.13.1.6.7/9-94
0x10800	PCI outbound translation address register 0 (POTAR0) ²	R/W	32 bits	0x0000_0000	9.11.1.3/9-30
0x10808	PCI outbound base address register 0 (POBAR0) ²	R/W	32 bits	0x0000_0000	9.11.1.4/9-31
0x10810	PCI outbound comparison mask register 0 (POCMR0) ²	R/W	32 bits	0x0000_0000	9.11.1.5/9-31
0x10818	PCI outbound translation address register 1 (POTAR1) ²	R/W	32 bits	0x0000_0000	9.11.1.3/9-30
0x10820	PCI outbound base address register 1 (POBAR1) ²	R/W	32 bits	0x0000_0000	9.11.1.4/9-31
0x10828	PCI outbound comparison mask register 1 (POCMR1) ²	R/W	32 bits	0x0000_0000	9.11.1.5/9-31
0x10830	PCI outbound translation address register 2 (POTAR2) ²	R/W	32 bits	0x0000_0000	9.11.1.3/9-30
0x10838	PCI outbound base address register 2 (POBAR2) ²	R/W	32 bits	0x0000_0000	9.11.1.4/9-31
0x10840	PCI outbound comparison mask register 2 (POCMR2) ²	R/W	32 bits	0x0000_0000	9.11.1.5/9-31
0x10878	Discard timer control register (PTCR) ²	R/W	32 bits	0x0000_0000	9.11.1.6/9-32
0x1087C	General purpose control register (GPCR) ²	R/W	32 bits	0x0000_0000	9.11.1.7/9-33
0x10880	PCI general control register (PCI_GCR) ²	R/W	32 bits	0x0000_0000	9.11.1.8/9-35
0x10884	Error status register (ESR) ²	R/W	32 bits	0x0000_0000	9.11.1.9/9-35
0x10888	Error mask register (EMR) ²	R/W	32 bits	0x0000_0FFF	9.11.1.10/9-37
0x1088C	Error control register (ECR) ²	R/W	32 bits	0x0000_00FF	9.11.1.11/9-38
0x10890	PCI error address capture register (PCI_EACR) ²	R/W	32 bits	0x0000_0000	9.11.1.12/9-39
0x10898	PCI error data capture register (PCI_EDCR) ²	R/W	32 bits	0x0000_0000	9.11.1.13/9-40
0x108A0	PCI error control capture register (PCI_ECCR) ²	R/W	32 bits	0x0000_0000	9.11.1.14/9-40
0x108D0	PCI inbound translation address register 1 (PITAR1) ²	R/W	32 bits	0x0000_0000	9.11.1.15/9-42
0x108D8	PCI inbound base address register 1 (PIBAR1) ²	R/W	32 bits	0x0000_0000	9.11.1.16/9-42

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x108E0	PCI inbound comparison mask register 1 (PICMR1) ²	R/W	32 bits	0x0000_0000	9.11.1.17/9-43
0x108E8	PCI inbound translation address register 0 (PITAR0) ²	R/W	32 bits	0x0000_0000	9.11.1.15/9-42
0x108F0	PCI inbound base address register 0 (PIBAR0) ²	R/W	32 bits	0x0000_0000	9.11.1.16/9-42
0x108F8	PCI inbound comparison mask register 0 (PICMR0) ²	R/W	32 bits	0x0000_0000	9.11.1.17/9-43
0x10900	PCI CFG_ADDR ²	R/W	32 bits	undefined	9.9.1.4.4/9-15
0x10904	PCI CFG_DATA ²	R/W	32 bits	0x0000_0000	9.9.1.4.4/9-15
0x10908	PCI INT_ACK ²	R/W	32 bits	undefined	9.9.1.4.7/9-17
Interrupt Controller					
0x10C00	SIU interrupt configuration register (SICR)	R/W	16 bits	0x0000	4.3.1.1/4-17
0x10C02	Reserved	—	16 bits	—	—
0x10C04	SIU interrupt vector register (SIVVEC)	R/W	32 bits	0x0000_0000	4.3.1.6/4-24
0x10C08	SIU interrupt pending register (high) (SIPNR_H)	R/W	32 bits	undefined	4.3.1.4/4-21
0x10C0C	SIU interrupt pending register (low) (SIPNR_L)	R/W	32 bits	0x0000_0000	4.3.1.4/4-21
0x10C10	SIU interrupt priority register (SIPRR)	R/W	32 bits	0x0530_9770	4.3.1.2/4-18
0x10C14	CPM interrupt priority register (high) (SCPRR_H)	R/W	32 bits	0x0530_9770	4.3.1.3/4-19
0x10C18	CPM interrupt priority register (low) (SCPRR_L)	R/W	32 bits	0x0530_9770	4.3.1.3/4-19
0x10C1C	SIU interrupt mask register (high) (SIMR_H)	R/W	32 bits	0x0000_0000	4.3.1.5/4-22
0x10C20	SIU interrupt mask register (low) (SIMR_L)	R/W	32 bits	0x0000_0000	4.3.1.5/4-22
0x10C24	SIU external interrupt control register (SIEXR)	R/W	32 bits	0x0000_0000	4.3.1.7/4-25
0x10C28– 0x10C7F	Reserved	—	88 bytes	—	—
Clocks and Reset					
0x10C80	System clock control register (SCCR)	R/W	32 bits	see Table 10-2	10.8/10-8
0x10C88	System clock mode register (SCMR)	R	32 bits	see Table 10-3	10.9/10-9
0x10C90	Reset status register (RSR)	R/W	32 bits	0x0000_0003	5.2/5-4
0x10C94	Reset mode register (RMR)	R/W	32 bits	0x0000_0000	5.3/5-5
0x10C98– 0x10CFF	Reserved	—	104 bytes	—	—
Input/Output Port					
0x10D00	Port A data direction register (PDIRA)	R/W	32 bits	0x0000_0000	40.2.3/40-3
0x10D04	Port A pin assignment register (PPARA)	R/W	32 bits	0x0000_0000	40.2.4/40-4
0x10D08	Port A special options register (PSORA)	R/W	32 bits	0x0000_0000	40.2.5/40-4

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x10D0C	Port A open drain register (PODRA)	R/W	32 bits	0x0000_0000	40.2.1/40-1
0x10D10	Port A data register (PDATA)	R/W	32 bits	0x0000_0000	40.2.2/40-2
0x10D14– 0x10D1F	Reserved	—	12 bytes	—	—
0x10D20	Port B data direction register (PDIRB)	R/W	32 bits	0x0000_0000	40.2.3/40-3
0x10D24	Port B pin assignment register (PPARB)	R/W	32 bits	0x0000_0000	40.2.4/40-4
0x10D28	Port B special option register (PSORB)	R/W	32 bits	0x0000_0000	40.2.5/40-4
0x10D2C	Port B open drain register (PODRB)	R/W	32 bits	0x0000_0000	40.2.1/40-1
0x10D30	Port B data register (PDATB)	R/W	32 bits	0x0000_0000	40.2.2/40-2
0x10D34– 0x10D3F	Reserved	—	12 bytes	—	—
0x10D40	Port C data direction register (PDIRC)	R/W	32 bits	0x0000_0000	40.2.3/40-3
0x10D44	Port C pin assignment register (PPARC)	R/W	32 bits	0x0000_0000	40.2.4/40-4
0x10D48	Port C special option register (PSORC)	R/W	32 bits	0x0000_0000	40.2.5/40-4
0x10D4C	Port C open drain register (PODRC)	R/W	32 bits	0x0000_0000	40.2.1/40-1
0x10D50	Port C data register (PDATC)	R/W	32 bits	0x0000_0000	40.2.2/40-2
0x10D54– 0x10D5F	Reserved	—	12 bytes	—	—
0x10D60	Port D data direction register (PDIRD)	R/W	32 bits	0x0000_0000	40.2.3/40-3
0x10D64	Port D pin assignment register (PPARD)	R/W	32 bits	0x0000_0000	40.2.4/40-4
0x10D68	Port D special option register (PSORD)	R/W	32 bits	0x0000_0000	40.2.5/40-4
0x10D6C	Port D open drain register (PODRD)	R/W	32 bits	0x0000_0000	40.2.1/40-1
0x10D70	Port D data register (PDATD)	R/W	32 bits	0x0000_0000	40.2.2/40-2
CPM Timers					
0x10D80	Timer 1 and timer 2 global configuration register (TGCR1)	R/W	8 bits	0x00	18.2.2/18-3
0x10D81	Reserved	—	24 bits	—	—
0x10D84	Timer 3 and timer 4 global configuration register (TGCR2)	R/W	8 bits	0x00	18.2.2/18-3
0x10D85– 0x10D8F	Reserved	—	11 bytes	—	—
0x10D90	Timer 1 mode register (TMR1)	R/W	16 bits	0x0000	18.2.3/18-5
0x10D92	Timer 2 mode register (TMR2)	R/W	16 bits	0x0000	18.2.3/18-5
0x10D94	Timer 1 reference register (TRR1)	R/W	16 bits	0x0000	18.2.4/18-6
0x10D96	Timer 2 reference register (TRR2)	R/W	16 bits	0x0000	18.2.4/18-6

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x10D98	Timer 1 capture register (TCR1)	R/W	16 bits	0x0000	18.2.5/18-7
0x10D9A	Timer 2 capture register (TCR2)	R/W	16 bits	0x0000	18.2.5/18-7
0x10D9C	Timer 1 counter (TCN1)	R/W	16 bits	0x0000	18.2.6/18-7
0x10D9E	Timer 2 counter (TCN2)	R/W	16 bits	0x0000	18.2.6/18-7
0x10DA0	Timer 3 mode register (TMR3)	R/W	16 bits	0x0000	18.2.3/18-5
0x10DA2	Timer 4 mode register (TMR4)	R/W	16 bits	0x0000	18.2.3/18-5
0x10DA4	Timer 3 reference register (TRR3)	R/W	16 bits	0x0000	18.2.4/18-6
0x10DA6	Timer 4 reference register (TRR4)	R/W	16 bits	0x0000	18.2.4/18-6
0x10DA8	Timer 3 capture register (TCR3)	R/W	16 bits	0x0000	18.2.5/18-7
0x10DAA	Timer 4 capture register (TCR4)	R/W	16 bits	0x0000	18.2.5/18-7
0x10DAC	Timer 3 counter (TCN3)	R/W	16 bits	0x0000	18.2.6/18-7
0x10DAE	Timer 4 counter (TCN4)	R/W	16 bits	0x0000	18.2.6/18-7
0x10DB0	Timer 1 event register (TER1)	R/W	16 bits	0x0000	18.2.7/18-7
0x10DB2	Timer 2 event register (TER2)	R/W	16 bits	0x0000	18.2.7/18-7
0x10DB4	Timer 3 event register (TER3)	R/W	16 bits	0x0000	18.2.7/18-7
0x10DB6	Timer 4 event register (TER4)	R/W	16 bits	0x0000	18.2.7/18-7
0x10DB8– 0x11017	Reserved	—	608 bytes	—	—
SDMA—General					
0x11018	SDMA status register (SDSR)	R/W	8 bits	0x00	19.2.1/19-3
0x11019	Reserved	—	24 bits	—	—
0x1101C	SDMA mask register (SDMR)	R/W	8 bits	0x00	19.2.2/19-4
0x1101D	Reserved	—	24 bits	—	—
IDMA					
0x11020	IDMA 1 event register (IDSR1)	R/W	8 bits	0x00	19.8.4/19-24
0x11021	Reserved	—	24 bits	—	—
0x11024	IDMA 1 mask register (IDMR1)	R/W	8 bits	0x00	19.8.4/19-24
0x11025	Reserved	—	24 bits	—	—
0x11028	IDMA 2 event register (IDSR2)	R/W	8 bits	0x00	19.8.4/19-24
0x11029	Reserved	—	24 bits	—	—
0x1102C	IDMA 2 mask register (IDMR2)	R/W	8 bits	0x00	19.8.4/19-24
0x1102D	Reserved	—	24 bits	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11030	IDMA 3 event register (IDSR3)	R/W	8 bits	0x00	19.8.4/19-24
0x11031	Reserved	—	24 bits	—	—
0x11034	IDMA 3 mask register (IDMR3)	R/W	8 bits	0x00	19.8.4/19-24
0x11035	Reserved	—	24 bits	—	—
0x11038	IDMA 4 event register (IDSR4)	R/W	8 bits	0x00	19.8.4/19-24
0x11039	Reserved	—	24 bits	—	—
0x1103C	IDMA 4 mask register (IDMR4)	R/W	8 bits	0x00	19.8.4/19-24
0x1103D– 0x112FF	Reserved	—	707 bytes	—	—
FCC1					
0x11300	FCC1 general mode register (GFMR1)	R/W	32 bits	0x0000_0000	29.2/29-3
0x11304	FCC1 protocol-specific mode register (FPSMR1)	R/W	32 bits	0x0000_0000	30.13.2/30-88 (ATM) 33.4.2.1.1/33-26 (IMA) 35.18.1/35-18 (Ethernet) 36.6/36-7 (HDLC)
0x11308	FCC1 transmit on demand register (FTODR1)	R/W	16 bits	0x0000	29.5/29-8
0x1130A	Reserved	—	16 bits	—	—
0x1130C	FCC1 data synchronization register (FDSR1)	R/W	16 bits	0x7E7E	29.4/29-8
0x1130E	Reserved	—	16 bits	—	—
0x11310	FCC1 event register (FCCE1)	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11312	Reserved	—	16 bits	—	—
0x11314	FCC1 mask register (FCCM1)	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11316	Reserved	—	16 bits	—	—
0x11318	FCC1 status register (FCCS1)	R	16 bits	0x00	36.10/36-16 (HDLC)

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11319	Reserved	—	24 bits	—	—
0x1131C	FCC1 transmit internal rate registers for PHY0 (FTIRR1_PHY0)	R/W	8 bits	0x00	30.13.4/30-91 (ATM) 33.4.2.1.2/33-26 (IMA)
0x1131D	FCC1 transmit internal rate registers for PHY1 (FTIRR1_PHY1)	R/W	8 bits	0x00	
0x1131E	FCC1 transmit internal rate registers for PHY2 (FTIRR1_PHY2)	R/W	8 bits	0x00	
0x1131F	FCC1 transmit internal rate registers for PHY3 (FTIRR1_PHY3)	R/W	8 bits	0x00	
FCC2					
0x11320	FCC2 general mode register (GFMR2)	R/W	32 bits	0x0000_0000	29.2/29-3
0x11324	FCC2 protocol-specific mode register (FPSMR2)	R/W	32 bits	0x0000_0000	30.13.2/30-88 (ATM) 33.4.2.1.1/33-26 (IMA) 35.18.1/35-18 (Ethernet) 36.6/36-7 (HDLC)
0x11328	FCC2 transmit on-demand register (FTODR2)	R/W	16 bits	0x0000	29.5/29-8
0x1132A	Reserved	—	16 bits	—	—
0x1132C	FCC2 data synchronization register (FDSR2)	R/W	16 bits	0x7E7E	29.4/29-8
0x1132E	Reserved	—	16 bits	—	—
0x11330	FCC2 event register (FCCE2)	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11332	Reserved	—	16 bits	—	—
0x11334	FCC2 mask register (FCCM2)	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11336	Reserved	—	16 bits	—	—
0x11338	FCC2 status register (FCCS2)	R	16 bits	0x00	36.10/36-16 (HDLC)
0x11339	Reserved	—	24 bits	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x1133C	FCC2 transmit internal rate registers for PHY0 (FTIRR2_PHY0)	R/W	8 bits	0x00	30.13.4/30-91 (ATM) 33.4.2.1.2/33-26 (IMA)
0x1133D	FCC2 transmit internal rate registers for PHY1 (FTIRR2_PHY1)	R/W	8 bits	0x00	
0x11133E	FCC2 transmit internal rate registers for PHY2 (FTIRR2_PHY2)	R/W	8 bits	0x00	
0x1133F	FCC2 transmit internal rate registers for PHY3 (FTIRR2_PHY3)	R/W	8 bits	0x00	
FCC3³					
0x11340	FCC3 general mode register (GFMR3) ³	R/W	32 bits	0x0000_0000	29.2/29-3
0x11344	FCC3 protocol-specific mode register (FPSMR3) ³	R/W	32 bits	0x0000_0000	30.13.2/30-88 (ATM) 33.4.2.1.1/33-26 (IMA) 35.18.1/35-18 (Ethernet) 36.6/36-7 (HDLC)
0x11348	FCC3 transmit on-demand register (FTODR3) ³	R/W	16 bits	0x0000	29.5/29-8
0x1134A	Reserved	—	16 bits	—	—
0x1134C	FCC3 data synchronization register (FDSR3) ³	R/W	16 bits	0x7E7E	29.4/29-8
0x1134E	Reserved	—	16 bits	—	—
0x11350	FCC3 event register (FCCE3) ³	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11352	Reserved	—	16 bits	—	—
0x11354	FCC3 mask register (FCCM3) ³	R/W	16 bits	0x0000_0000	30.13.3/30-90 (ATM) 35.18.2/35-20 (Ethernet) 36.9/36-14 (HDLC)
0x11356	Reserved	—	16 bits	—	—
0x11358	FCC3 status register (FCCS3) ³	R	16 bits	0x00	36.10/36-16 (HDLC)
0x11359–0x113FF	Reserved	—	167 bytes	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
TC Layer 1⁴					
0x11400	TC1 mode register (TCMODE1) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x11402	TC1 cell delineation state machine register (CDSMR1) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x11404	TC1 event register (TCER1) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x11406	TC1 received cells counter (TC_RCC1) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x11408	TC1 mask register (TCMR1) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x1140A	TC1 filtered cells counter (TC_FCC1) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x1140C	TC1 corrected cells counter (TC_CCC1) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x1140E	TC1 idle cells counter (TC_ICC1) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x11410	TC1 transmitted cells counter (TC_TCC1) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x11412	TC1 error cells counter (TC_ECC1) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x11414	Reserved	—	12 bytes	—	—
TC Layer 2⁴					
0x11420	TC2 mode register (TCMODE2) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x11422	TC2 cell delineation state machine register (CDSMR2) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x11424	TC2 event register (TCER2) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x11426	TC2 received cells counter (TC_RCC2) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x11428	TC2 mask register (TCMR2) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x1142A	TC2 filtered cells counter (TC_FCC2) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x1142C	TC2 corrected cells counter (TC_CCC2) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x1142E	TC2 idle cells counter (TC_ICC2) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x11430	TC2 transmitted cells counter (TC_TCC2) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x11432	TC2 error cells counter (TC_ECC2) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x11434	Reserved	—	12 bytes	—	—
TC Layer 3⁴					
0x11440	TC3 mode register (TCMODE3) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x11442	TC3 cell delineation state machine register (CDSMR3) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x11444	TC3 event register (TCER3) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x11446	TC3 received cells counter (TC_RCC3) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x11448	TC3 mask register (TCMR3) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x1144A	TC3 filtered cells counter (TC_FCC3) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x1144C	TC3 corrected cells counter (TC_CCC3) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x1144E	TC3 idle cells counter (TC_ICC3) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x11450	TC3 transmitted cells counter (TC_TCC3) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x11452	TC3 error cells counter (TC_ECC3) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x11454	Reserved	—	12 bytes	—	—
TC Layer 4⁴					
0x11460	TC4 mode register (TCMODE4) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x11462	TC4 cell delineation state machine register (CDSMR4) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x11464	TC4 event register (TCER4) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x11466	TC4 received cells counter (TC_RCC4) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x11468	TC4 mask register (TCMR4) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x1146A	TC4 filtered cells counter (TC_FCC4) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x1146C	TC4 corrected cells counter (TC_CCC4) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x1146E	TC4 idle cells counter (TC_ICC4) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x11470	TC4 transmitted cells counter (TC_TCC4) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x11472	TC4 error cells counter (TC_ECC4) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x11474	Reserved ⁴	—	12 bytes	—	—
TC Layer 5⁴					
0x11480	TC5 mode register (TCMODE5) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x11482	TC5 cell delineation state machine register (CDSMR5) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x11484	TC5 event register (TCER5) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x11486	TC5 received cells counter (TC_RCC5) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x11488	TC5 mask register (TCMR5) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x1148A	TC5 filtered cells counter (TC_FCC5) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x1148C	TC5 corrected cells counter (TC_CCC5) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x1148E	TC5 idle cells counter (TC_ICC5) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x11490	TC5 transmitted cells counter (TC_TCC5) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x11492	TC5 error cells counter (TC_ECC5) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x11494	Reserved	—	12 bytes	—	—
TC Layer 6⁴					
0x114A0	TC6 mode register (TCMODE6) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x114A2	TC6 cell delineation state machine register (CDSMR6) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x114A4	TC6 event register (TCER6) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x114A6	TC6 received cells counter (TC_RCC6) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114A8	TC6 mask register (TCMR6) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114AA	TC6 filtered cells counter (TC_FCC6) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x114AC	TC6 corrected cells counter (TC_CCC6) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x114AE	TC6 idle cells counter (TC_ICC6) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x114B0	TC6 transmitted cells counter (TC_TCC6) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x114B2	TC6 error cells counter (TC_ECC6) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x114B4	Reserved	—	12 bytes	—	—
TC Layer 7⁴					
0x114C0	TC7 mode register (TCMODE7) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x114C2	TC7 cell delineation state machine register (CDSMR7) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x114C4	TC7 event register (TCER7) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x114C6	TC7 received cells counter (TC_RCC7) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114C8	TC7 mask register (TCMR7) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114CA	TC7 filtered cells counter (TC_FCC7) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x114CC	TC7 corrected cells counter (TC_CCC7) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x114CE	TC7 idle cells counter (TC_ICC7) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x114D0	TC7 transmitted cells counter (TC_TCC7) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12
0x114D2	TC7 error cells counter (TC_ECC7) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x114D4	Reserved	—	12 bytes	—	—
TC Layer 8⁴					
0x114E0	TC8 mode register (TCMODE8) ⁴	R/W	16 bits	0x0000	34.4.1.1/34-7
0x114E2	TC8 cell delineation state machine register (CDSMR8) ⁴	R/W	16 bits	0x0000	34.4.1.2/34-9
0x114E4	TC8 event register (TCER8) ⁴	R/W	16 bits	0x0000	34.4.1.3/34-10
0x114E6	TC8 received cells counter (TC_RCC8) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114E8	TC8 mask register (TCMR8) ⁴	R/W	16 bits	0x0000	34.4.1.4/34-11
0x114EA	TC8 filtered cells counter (TC_FCC8) ⁴	R/W	16 bits	0x0000	34.4.3.6/34-13
0x114EC	TC8 corrected cells counter (TC_CCC8) ⁴	R/W	16 bits	0x0000	34.4.3.4/34-12
0x114EE	TC8 idle cells counter (TC_ICC8) ⁴	R/W	16 bits	0x0000	34.4.3.5/34-12
0x114F0	TC8 transmitted cells counter (TC_TCC8) ⁴	R/W	16 bits	0x0000	34.4.3.2/34-12

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x114F2	TC8 error cells counter (TC_ECC8) ⁴	R/W	16 bits	0x0000	34.4.3.3/34-12
0x114F4	Reserved	—	12 bytes	—	—
TC Layer—General⁴					
0x11500	TC general status register (TCGSR) ⁴	R	16 bits	0x0000	34.4.2.2/34-11
0x11502	TC general event register (TCGER) ⁴	R/W	16 bits	0x0000	34.4.2.1/34-11
BRGs 5–8					
0x115F0	BRG5 configuration register (BRGC5)	R/W	32 bits	0x0000_0000	17.1/17-2
0x115F4	BRG6 configuration register (BRGC6)	R/W	32 bits	0x0000_0000	
0x115F8	BRG7 configuration register (BRGC7)	R/W	32 bits	0x0000_0000	
0x115FC	BRG8 configuration register (BRGC8)	R/W	32 bits	0x0000_0000	
0x11600– 0x1185F	Reserved	—	608 bytes	—	—
I²C					
0x11860	I ² C mode register (I2MOD)	R/W	8 bits	0x00	39.4.1/39-6
0x11861	Reserved	—	24 bits	—	—
0x11864	I ² C address register (I2ADD)	R/W	8 bits	0x00	39.4.2/39-6
0x11865	Reserved	—	24 bits	—	—
0x11868	I ² C BRG register (I2BRG)	R/W	8 bits	0x00	39.4.3/39-7
0x11869	Reserved	—	24 bits	—	—
0x1186C	I ² C command register (I2COM)	R/W	8 bits	0x00	39.4.5/39-8
0x1186D	Reserved	—	24 bits	—	—
0x11870	I ² C event register (I2CER)	R/W	8 bits	0x00	39.4.4/39-7
0x11871	Reserved	—	24 bits	—	—
0x11874	I ² C mask register (I2CMR)	R/W	8 bits	0x00	39.4.4/39-7
0x11875– 0x119BF	Reserved	—	315 bytes	—	—
Communications Processor					
0x119C0	Communications processor command register (CPCR)	R/W	32 bits	0x0000_0000	14.4.1/14-13
0x119C4	CP configuration register (RCCR)	R/W	32 bits	0x0000_0000	14.3.7/14-8
0x119C8– 0x119D5	Reserved	—	14 bytes	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x119D6	CP timers event register (RTER)	R/W	16 bits	0x0000_0000	14.6.4/14-24
0x119DA	CP timers mask register (RTMR)	R/W	16 bits	0x0000_0000	
0x119DC	CP time-stamp timer control register (RTSCR)	—	16 bits	0x0000	14.3.8/14-11
0x119DE	Reserved	R/W	16 bits	—	
0x119E0	CP time-stamp register (RTSR)	R/W	32 bits	0x0000	14.3.9/14-11
BRGs 1–4					
0x119F0	BRG1 configuration register (BRGC1)	R/W	32 bits	0x0000_0000	17.1/17-2
0x119F4	BRG2 configuration register (BRGC2)	R/W	32 bits	0x0000_0000	
0x119F8	BRG3 configuration register (BRGC3)	R/W	32 bits	0x0000_0000	
0x119FC	BRG4 configuration register (BRGC4)	R/W	32 bits	0x0000_0000	
SCC1					
0x11A00	SCC1 general mode register (GSMR_L1)	R/W	32 bits	0x0000_0000	20.1.1/20-3
0x11A04	SCC1 general mode register (GSMR_H1)	R/W	32 bits	0x0000_0000	
0x11A08	SCC1 protocol-specific mode register (PSMR1)	R/W	16 bits	0x0000	20.1.2/20-9 21.16/21-12 (UART) 22.8/22-7 (HDLC) 23.11/23-10 (BISYNC) 24.9/24-8 (Transparent) 25.17/25-14 (Ethernet)
0x11A0A	Reserved	—	16 bits	—	—
0x11A0C	SCC1 transmit-on-demand register (TODR1)	R/W	16 bits	0x0000	20.1.4/20-10
0x11A0E	SCC1 data synchronization register (DSR1)	R/W	16 bits	0x7E7E	20.1.3/20-9
0x11A10	SCC1 event register (SCCE1)	R/W	16 bits	0x0000	21.19/21-19 (UART) 22.11/22-12 (HDLC) 23.14/23-15 (BISYNC) 24.12/24-11 (Transparent) 25.20/25-20 (Ethernet)
0x11A14	SCC1 mask register (SCCM1)	R/W	16 bits	0x0000	
0x11A16	Reserved	—	8 bits	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11A17	SCC1 status register (SCCS1)	R/W	8 bits	0x00	21.20/21-21 (UART) 22.12/22-14 (HDLC) 23.15/23-16 (BISYNC) 24.13/24-12 (Transparent)
0x11A18– 0x11A1F	Reserved	—	8 bytes	—	—
SCC2					
0x11A20	SCC2 general mode register (low) (GSMR_L2)	R/W	32 bits	0x0000_0000	20.1.1/20-3
0x11A24	SCC2 general mode register (high) (GSMR_H2)	R/W	32 bits	0x0000_0000	
0x11A28	SCC2 protocol-specific mode register (PSMR2)	R/W	16 bits	0x0000	20.1.2/20-9 21.16/21-12 (UART) 22.8/22-7 (HDLC) 23.11/23-10 (BISYNC) 24.9/24-8 (Transparent) 25.17/25-14 (Ethernet)
0x11A2A	Reserved	—	16 bits	—	—
0x11A2C	SCC2 transmit-on-demand register (TODR2)	R/W	16 bits	0x0000	20.1.4/20-10
0x11A2E	SCC2 data synchronization register (DSR2)	R/W	16 bits	0x7E7E	20.1.3/20-9
0x11A30	SCC2 event register (SCCE2)	R/W	16 bits	0x0000	21.19/21-19 (UART) 22.11/22-12 (HDLC) 23.14/23-15 (BISYNC) 24.12/24-11 (Transparent) 25.20/25-20 (Ethernet)
0x11A34	SCC2 mask register (SCCM2)	R/W	16 bits	0x0000	
0x11A36	Reserved	—	8 bits	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11A37	SCC2 status register (SCCS2)	R/W	8 bits	0x00	21.20/21-21 (UART) 22.12/22-14 (HDLC) 23.15/23-16 (BISYNC) 24.13/24-12 (Transparent)
0x11A38– 0x11A3F	Reserved	—	8 bytes	—	—
SCC3					
0x11A40	SCC3 general mode register (GSMR_L3)	R/W	32 bits	0x0000_0000	20.1.1/20-3
0x11A44	SCC3 general mode register (GSMR_H3)	R/W	32 bits	0x0000_0000	
0x11A48	SCC3 protocol-specific mode register (PSMR3)	R/W	16 bits	0x0000	20.1.2/20-9 21.16/21-12 (UART) 22.8/22-7 (HDLC) 23.11/23-10 (BISYNC) 24.9/24-8 (Transparent) 25.17/25-14 (Ethernet)
0x11A4A	Reserved	—	16 bits	—	—
0x11A4C	SCC3 transmit on demand register (TODR3)	R/W	16 bits	0x0000	20.1.4/20-10
0x11A4E	SCC3 data synchronization register (DSR3)	R/W	16 bits	0x7E7E	20.1.3/20-9
0x11A50	SCC3 event register (SCCE3)	R/W	16 bits	0x0000	21.19/21-19 (UART) 22.11/22-12 (HDLC) 23.14/23-15 (BISYNC) 24.12/24-11 (Transparent) 25.20/25-20 (Ethernet)
0x11A54	SCC3 mask register (SCCM3)	R/W	16 bits	0x0000	
0x11A56	Reserved	—	8 bits	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11A57	SCC3 status register (SCCS3)	R/W	8 bits	0x00	21.20/21-21 (UART) 22.12/22-14 (HDLC) 23.15/23-16 (BISYNC) 24.13/24-12 (Transparent)
0x11A58– 0x11A5F	Reserved	—	8 bytes	—	—
SCC4					
0x11A60	SCC4 general mode register (GSMR_L4)	R/W	32 bits	0x0000_0000	20.1.1/20-3
0x11A64	SCC4 general mode register (GSMR_H4)	R/W	32 bits	0x0000_0000	
0x11A68	SCC4 protocol-specific mode register (PSMR4)	R/W	16 bits	0x0000	20.1.2/20-9 21.16/21-12 (UART) 22.8/22-7 (HDLC) 23.11/23-10 (BISYNC) 24.9/24-8 (Transparent) 25.17/25-14 (Ethernet)
0x11A6A	Reserved	—	16 bits	—	—
0x11A6C	SCC4 transmit on-demand register (TODR4)	R/W	16 bits	0x0000	20.1.4/20-10
0x11A6E	SCC4 data synchronization register (DSR4)	R/W	16 bits	0x7E7E	20.1.3/20-9
0x11A70	SCC4 event register (SCCE4)	R/W	16 bits	0x0000	21.19/21-19 (UART) 22.11/22-12 (HDLC) 23.14/23-15 (BISYNC) 24.12/24-11 (Transparent) 25.20/25-20 (Ethernet)
0x11A74	SCC4 mask register (SCCM4)	R/W	16 bits	0x0000	
0x11A77	SCC4 status register (SCCS4)	—	8 bits	0x00	21.20/21-21 (UART) 22.12/22-14 (HDLC) 23.15/23-16 (BISYNC) 24.13/24-12 (Transparent)

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11A78–0x11A7F	Reserved	—	8 bytes	—	—
SMC1					
0x11A82	SMC1 mode register (SMCMR1)	R/W	16 bits	0x0000	27.2.1/27-2
0x11A84	Reserved	—	16 bits	—	—
0x11A86	SMC1 event register (SMCE1)	R/W	8 bits	0x00	27.3.11/27-18 (UART) 27.4.10/27-28 (Transparent) 27.5.9/27-34 (GCI)
0x11A87	Reserved	—	24 bits	—	
0x11A8A	SMC1 mask register (SMCM1)	R/W	8 bits	0x00	
0x11A8B–0x11A91	Reserved	—	7 bytes	—	—
SMC2					
0x11A92	SMC2 mode register (SMCMR2)	R/W	16 bits	0x0000	27.2.1/27-2
0x11A94	Reserved	—	16 bits	—	—
0x11A96	SMC2 event register (SMCE2)	R/W	8 bits	0x00	27.3.11/27-18 (UART) 27.4.10/27-28 (Transparent) 27.5.9/27-34 (GCI)
0x11A97	Reserved	—	24 bits	—	
0x11A9A	SMC2 mask register (SMCM2)	R/W	8 bits	0x00	
0x11A9B–0x11A9F	Reserved	—	5 bytes	—	—
SPI					
0x11AA0	SPI mode register (SPMODE)	R/W	16 bits	0x0000	38.4.1/38-6
0x11AA2	Reserved	—	4 bytes	—	—
0x11AA6	SPI event register (SPIE)	R/W	8 bits	0x00	38.4.2/38-9
0x11AA7	Reserved	—	24 bits	—	—
0x11AAA	SPI mask register (SPIM)	R/W	8 bits	0x00	38.4.2/38-9
0x11AAB	Reserved	—	24 bits	—	—
0x11AAD	SPI command register (SPCOM)	W	8 bits	0x00	38.4.3/38-10
0x11AAE–0x11AFF	Reserved	—	82 bytes	—	—
CPM Mux					
0x11B00	CPM mux SI1 clock route register (CMXSI1CR)	R/W	8 bits	0x00	16.4.2/16-12
0x11B02	CPM mux SI2 clock route register (CMXSI2CR)	R/W	8 bits	0x00	16.4.3/16-12

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x11B03	Reserved	—	8 bits	—	—
0x11B04	CPM mux FCC clock route register (CMXFCR)	R/W	32 bits	0x0000_0000	16.4.4/16-13
0x11B08	CPM mux SCC clock route register (CMXSCR)	R/W	32 bits	0x0000_0000	16.4.5/16-16
0x11B0C	CPM mux SMC clock route register (CMXSMR)	R/W	8 bits	0x00	16.4.6/16-19
0x11B0D	Reserved	—	8 bits	—	—
0x11B0E	CPM mux UTOPIA address register (CMXUAR) ⁵	R/W	16 bits	0x0000	16.4.1/16-7
0x11B10–0x11B1F	Reserved	—	16 bytes	—	—
SI1 Registers					
0x11B20	SI1 TDMA1 mode register (SI1AMR)	R/W	16 bits	0x0000	15.5.2/15-17
0x11B22	SI1 TDMB1 mode register (SI1BMR)	R/W	16 bits	0x0000	
0x11B24	SI1 TDMC1 mode register (SI1CMR)	R/W	16 bits	0x0000	
0x11B26	SI1 TDMD1 mode register (SI1DMR)	R/W	16 bits	0x0000	
0x11B28	SI1 global mode register (SI1GMR)	R/W	8 bits	0x00	15.5.1/15-17
0x11B29	Reserved	—	8 bits	—	—
0x11B2A	SI1 command register (SI1CMDR)	R/W	8 bits	0x00	15.5.4/15-24
0x11B2B	Reserved	—	8 bits	—	—
0x11B2C	SI1 status register (SI1STR)	R/W	8 bits	0x00	15.5.5/15-25
0x11B2D	Reserved	—	8 bits	—	—
0x11B2E	SI1 RAM shadow address register (SI1RSR)	R/W	16 bits	0x0000	15.5.3/15-23
MCC1 Registers⁶					
0x11B30	MCC1 event register (MCCE1) ⁶	R/W	16 bits	0x0000	28.8.1/28-37
0x11B32	Reserved	—	16 bits	—	—
0x11B34	MCC1 mask register (MCCM1) ⁶	R/W	16 bits	0x0000	28.8.1/28-37
0x11B36	Reserved	—	16 bits	—	—
0x11B38	MCC1 configuration register (MCCF1) ⁶	R/W	8 bits	0x00	28.6/28-33
0x11B39–0x11B3F	Reserved	—	7 bytes	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
SI2 Registers					
0x11B40	SI2 TDMA2 mode register (SI2AMR)	R/W	16 bits	0x0000	15.5.2/15-17
0x11B42	SI2 TDMB2 mode register (SI2BMR)	R/W	16 bits	0x0000	
0x11B44	SI2 TDMC2 mode register (SI2CMR)	R/W	16 bits	0x0000	
0x11B46	SI2 TDMD2 mode register (SI2DMR)	R/W	8 bits	0x0000	
0x11B48	SI2 global mode register (SI2GMR)	R/W	8 bits	0x00	15.5.1/15-17
0x11B49	Reserved	—	8 bits	—	—
0x11B4A	SI2 command register (SI2CMDR)	R/W	8 bits	0x00	15.5.4/15-24
0x11B4B	Reserved	—	8 bits	—	—
0x11B4C	SI2 status register (SI2STR)	R/W	8 bits	0x00	15.5.5/15-25
0x11B4D	Reserved	—	16 bits	—	—
0x11B4E	SI2 RAM shadow address register (SI2RSR)	R/W	16 bits	0x0000	15.5.3/15-23
MCC2 Registers					
0x11B50	MCC2 event register (MCCE2)	R/W	16 bits	0x0000	28.8.1/28-37
0x11B52	Reserved	—	16 bits	—	—
0x11B54	MCC2 mask register (MCCM2)	R/W	16 bits	0x0000	28.8.1/28-37
0x11B56	Reserved	—	16 bits	—	—
0x11B58	MCC2 configuration register (MCCF2)	R/W	8 bits	0x00	28.6/28-33
0x11B59– 0x11FFF	Reserved	—	1,159 bytes	—	—
SI1 RAM					
0x12000– 0x121FF	SI 1 transmit routing RAM (SI1TxRAM)	R/W	512 bytes	undefined	15.4.3/15-10
0x12200– 0x123FF	Reserved	—	512 bytes	—	—
0x12400– 0x125FF	SI 1 receive routing RAM (SI1RxRAM)	R/W	512 bytes	undefined	15.4.3/15-10
0x12600– 0x127FF	Reserved	—	512 bytes	—	—
SI2 RAM					
0x12800– 0x129FF	SI 2 transmit routing RAM (SI2TxRAM)	R/W	512 bytes	undefined	15.4.3/15-10
0x12A00– 0x12BFF	Reserved	—	512 bytes	—	—

Table 3-1. Internal Memory Map (continued)

Address (offset)	Register	R/W	Size	Reset	Section/Page
0x12C00– 0x12DFF	SI 2 receive routing RAM (SI2RxRAM)	R/W	512 bytes	undefined	15.4.3/15-10
0x12E00– 0x12FFF	Reserved	—	512 bytes	—	—
0x13000– 0x137FF	Reserved	—	2048 bytes	—	—
0x13800– 0x13FFF	Reserved	—	2048 bytes	—	—

¹ .25 μm (HiP4) devices only. Reserved on .29 μm (HiP3) devices.

² MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

³ Reserved on the MPC8255.

⁴ MPC8264 and MPC8266 only. Reserved on all other devices.

⁵ Reserved on the MPC8250.

⁶ Reserved on the MPC8250 and the MPC8255.

Part II

Configuration and Reset

Intended Audience

Part II is intended for system designers and programmers who need to understand the operation of the PowerQUICC II at start up. It assumes understanding of the PowerPC programming model described in the previous chapters and a high level understanding of the PowerQUICC II.

Contents

Part II describes start-up behavior of the PowerQUICC II.

It contains the following chapters:

- [Chapter 4, “System Interface Unit \(SIU\),”](#) describes the system configuration and protection functions which provide various monitors and timers, and the 60x bus configuration.
- [Chapter 5, “Reset,”](#) describes the behavior of the PowerQUICC II at reset and start-up.

Suggested Reading

Supporting documentation for the PowerQUICC II can be accessed through the world-wide web at www.freescale.com. This documentation includes technical specifications, reference materials, and detailed applications notes.

Conventions

This chapter uses the following notational conventions:

Bold	Bold entries in figures and tables showing registers and parameter RAM should be initialized by the user.
mnemonics	Instruction mnemonics are shown in lowercase bold.
<i>italics</i>	Italics indicate variable command parameters, for example, bcctrx .
	Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, rB	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
REG[FIELD]	Abbreviations or acronyms for registers or buffer descriptors are shown in uppercase text. Specific bits, fields, or numerical ranges appear in brackets. For

example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.

x In certain contexts, such as in a signal encoding or a bit field, indicates a don't care.

n Indicates an undefined numerical value

Acronyms and Abbreviations

Table i contains acronyms and abbreviations that are used in this document. Note that the meanings for some acronyms (such as SDR1 and DSISR) are historical, and the words for which an acronym stands may not be intuitively obvious.

Table II-1. Acronyms and Abbreviated Terms

Term	Meaning
BIST	Built-in self test
DMA	Direct memory access
DRAM	Dynamic random access memory
EA	Effective address
GPR	General-purpose register
IEEE	Institute of Electrical and Electronics Engineers
LSB	Least-significant byte
lsb	Least-significant bit
LSU	Load/store unit
MSB	Most-significant byte
msb	Most-significant bit
MSR	Machine state register
PCI	Peripheral component interconnect
RTOS	Real-time operating system
Rx	Receive
SPR	Special-purpose register
SWT	Software watchdog timer
Tx	Transmit

Chapter 4

System Interface Unit (SIU)

The system interface unit (SIU) consists of several functions that control system start-up and initialization, as well as operation, protection, and the external system bus. Key features of the SIU include the following:

- System configuration and protection
- System reset monitoring and generation
- Clock synthesizer
- Power management
- 60x bus interface
- Flexible, high-performance memory controller
- Level-two cache controller interface
- PCI interface (MPC8250, MPC8265, and MPC8266 only)
- IEEE 1149.1 test-access port (TAP)

Figure 4-1 is a block diagram of the SIU.




Figure 4-1. SIU Block Diagram

The system configuration and protection functions provide various monitors and timers, including the bus monitor, software watchdog timer, periodic interrupt timer, and time counter. The clock synthesizer

generates the clock signals used by the SIU and other PowerQUICC II modules. The SIU clocking scheme supports stop and normal modes.

The 60x bus interface is a standard pipelined bus. The PowerQUICC II allows external bus masters to request and obtain system bus mastership. [Chapter 8, “The 60x Bus,”](#) describes bus operation, but 60x bus configuration is explained in this section.

The memory controller module, described in [Chapter 11, “Memory Controller,”](#) provides a seamless interface to many types of memory devices and peripherals. It supports up to twelve memory banks, each with its own device and timing attributes. The PCI interface enables the use of standard peripherals.

The PowerQUICC II’s implementation supports circuit board test strategies through a user- accessible test logic that is fully compliant with the IEEE 1149.1 test access port.

4.1 System Configuration and Protection

The PowerQUICC II incorporates many system functions that normally must be provided in external circuits. In addition, it is designed to provide maximum system safeguards against hardware and/or software faults. [Table 4-1](#) describes functions provided in the system configuration and protection submodule.

Table 4-1. System Configuration and Protection Functions

Function	Description
System configuration	The SIU allows the user to configure the system according to the particular requirements. The functions include control of parity checking and part and mask number constants.
60x bus monitor	Monitors the transfer acknowledge (\overline{TA}) and address acknowledge (\overline{AACK}) response time for all bus accesses initiated by internal or external masters. \overline{TEA} is asserted if the $\overline{TA}/\overline{AACK}$ response limit is exceeded. This function can be disabled if needed.
Local bus monitor	Monitors transfers between local bus internal masters and local bus slaves. An internal \overline{TEA} assertion occurs if the transfer time limit is exceeded. This function can be disabled.
Software watchdog timer	Asserts a reset or NMI interrupt, selected by the system protection control register (SYPCR) if the software fails to service the software watchdog timer for a certain period of time (for example, because software is lost or trapped in a loop). After a system reset, this function is enabled, selects a maximum time-out period, and asserts a system reset if the time-out is reached. The software watchdog timer can be disabled or its time-out period may be changed in the SYPCR. Once the SYPCR is written, it cannot be written again until a system reset. For more information, see Section 4.1.5, “Software Watchdog Timer.”
Periodic interrupt timer (PIT)	Generates periodic interrupts for use with a real-time operating system or the application software. The periodic interrupt timer (PIT) is clocked by the timersclk clock, providing a period from 122 μ s to 8 seconds. The PIT function can be disabled if needed. See Section 4.1.4, “Periodic Interrupt Timer (PIT).”
Time counter	Provides a time-of-day information to the operating system/application software. It is composed of a 45-bit counter and an alarm register. A maskable interrupt is generated when the counter reaches the value programmed in the alarm register. The time counter (TMCNT) is clocked by the timersclk clock. See Section 4.1.3, “Time Counter (TMCNT).”

Figure 4-2 is a block diagram of the system configuration and protection logic.




Figure 4-2. System Configuration and Protection Logic

Many aspects of system configuration are controlled by several SIU module configuration registers, described in [Section 4.3.2, “System Configuration and Protection Registers.”](#)

4.1.1 Bus Monitor

The PowerQUICC II has two bus monitors, one for the 60x bus and one for the local bus. The bus monitor ensures that each bus cycle is terminated within a reasonable period. The bus monitor does not count when the bus is idle. When a transaction starts (\overline{TS} asserted), the bus monitor starts counting down from the time-out value. For standard bus transactions with an address tenure and a data tenure, the bus monitor counts until a data beat is acknowledged on the bus. It then reloads the time-out value and resumes the count down. This process continues until the whole data tenure is completed. Following the data tenure the bus monitor will idle in case there is no pending transaction; otherwise it will reload the time-out value and resume counting.

For address-only transactions, the bus monitor counts until \overline{AACK} is asserted. If the monitor times out for a standard bus transaction, transfer error acknowledge (\overline{TEA}) is asserted. If the monitor times out for an address-only transaction, the bus monitor asserts \overline{AACK} and a core machine check or reset interrupt is generated, depending on SYPCR[SWRI]. To allow variation in system peripheral response times, SYPCR[BMT] defines the time-out period, whose maximum value can be 2,040 system bus clocks. The timing mechanism is clocked by the system bus clock divided by eight.

4.1.2 Timers Clock

The two SIU timers (the time counter and the periodic interrupt timer) use the same clock source, `timersclk`, which can be derived from several sources, as described in [Figure 4-3](#).




Figure 4-3. Timers Clock Generation

For details, see [Section 40.2.4, “Port Pin Assignment Register \(PPAR\).”](#) For proper time counter operation, the user must ensure that the frequency of `timersclk` for TMCNT is 8,192 Hz by properly selecting the external clock and programming BRG1 and the prescaler control bits in the time counter status and control register (TMCNTSC[TCF]) and periodic interrupt status and control register (PISCR[PTF]).

4.1.3 Time Counter (TMCNT)

The time counter (TMCNT) is a 32-bit counter that is clocked by `timersclk`. It provides a time-of-day indication to the operating system and application software. The counter is reset to zero on `PORESET` reset or hard reset but is not effected by soft reset. It is initialized by the software; the user should set the `timersclk` frequency to 8,192 Hz, as explained in [Section 4.1.2, “Timers Clock.”](#)

TMCNT can be programmed to generate a maskable interrupt when the time value matches the value in its associated alarm register. It can also be programmed to generate an interrupt every second. The time counter control and status register (TMCNTSC) is used to enable or disable the various timer functions and report the interrupt source. [Figure 4-4](#) shows a block diagram of TMCNT.




Figure 4-4. TMCNT Block Diagram

Section 4.3.2.15, “Time Counter Register (TMCNT),” describes the time counter register.

4.1.4 Periodic Interrupt Timer (PIT)

The periodic interrupt timer consists of a 16-bit counter clocked by timersclk. The 16-bit counter decrements to zero when loaded with a value from the periodic interrupt timer count register (PITC); after the timer reaches zero, PISCR[PS] is set and an interrupt is generated if PISCR[PIE] = 1. At the next input clock edge, the value in the PITC is loaded into the counter and the process repeats. When a new value is loaded into the PITC, the PIT is updated, the divider is reset, and the counter begins counting.

Setting PS creates a pending interrupt that remains pending until PS is cleared. If PS is set again before being cleared, the interrupt remains pending until PS is cleared. Any write to the PITC stops the current countdown and the count resumes with the new value in PITC. If PTE = 0, the PIT cannot count and retains the old count value. The PIT is not affected by reads. Figure 4-5 is a block diagram of the PIT.




Figure 4-5. PIT Block Diagram

The time-out period is calculated as follows:

$$\text{PIT}_{\text{period}} = \frac{\text{PITC} + 1}{F_{\text{timersclk}}} = \frac{\text{PITC} + 1}{8192}$$

This gives a range from 122 μ s (PITC = 0x0000) to 8 seconds (PITC = 0xFFFF).

4.1.5 Software Watchdog Timer

The SIU provides the software watchdog timer option to prevent system lock in case the software becomes trapped in loops with no controlled exit. Watchdog timer operations are configured in the SYPCR, described in [Section 4.3.2.8, “System Protection Control Register \(SYPCR\).”](#)

The software watchdog timer is enabled after reset to cause a hard reset if it times out. If the software watchdog timer is not needed, the user must clear SYPCR[SWE] to disable it. If used, the software watchdog timer requires a special service sequence to be executed periodically. Without this periodic servicing, the software watchdog timer times out and issues a reset or a nonmaskable interrupt, programmed in SYPCR[SWRI]. Once software writes SWRI, the state of SWE cannot be changed.

The software watchdog timer service sequence consists of the following two steps:

1. Write 0x556C to the software service register (SWSR)
2. Write 0xAA39 to SWSR

The service sequence clears the watchdog timer and the timing process begins again. If a value other than 0x556C or 0xAA39 is written to the SWSR, the entire sequence must start over. Although the writes must occur in the correct order before a time-out, any number of instructions can be executed between the two writes. [Figure 4-6](#) shows a state diagram for the watchdog timer.




Figure 4-6. Software Watchdog Timer Service State Diagram

Although most software disciplines permit or even encourage the watchdog concept, some systems require a selection of time-out periods. For this reason, the software watchdog timer must provide a selectable range for the time-out period. [Figure 4-7](#) shows how to handle this need.




Figure 4-7. Software Watchdog Timer Block Diagram

In [Figure 4-7](#), the range is determined by SYPCR[SWTC]. The value in SWTC is then loaded into a 16-bit decremter clocked by the system clock. An additional divide-by-2,048 prescaler is used when needed.

The decremter begins counting when loaded with a value from SWTC. After the timer reaches 0x0, a software watchdog expiration request is issued to the reset or MCP control logic. Upon reset, SWTC is set to the maximum value and is again loaded into the software watchdog register (SWR), starting the process over. When a new value is loaded into SWTC, the software watchdog timer is not updated until the servicing sequence is written to the SWSR. If SYPCR[SWE] is loaded with 0, the modulus counter does not count.

4.2 Interrupt Controller

Key features of the interrupt controller include the following:

- Communications processor module (CPM) interrupt sources (FCCs, SCCs, MCCs, timers, SMCs, TC layers, I²C, IDMA, SDMA, and SPI)
- SIU interrupt sources (PIT, TMCNT, and PCI (MPC8250, MPC8265, and MPC8266 only))
- 24 external sources (16 port C and 8 IRQ)
- Programmable priority between PIT, TMCNT, and PCI (MPC8250, MPC8265, and MPC8266 only)
- Programmable priority between SCCs, FCCs, and MCCs
- Two priority schemes for the SCCs: grouped, spread
- Programmable highest priority request
- Unique vector number for each interrupt source

4.2.1 Interrupt Configuration

Figure 4-8 shows the PowerQUICC II interrupt structure. The interrupt controller receives interrupts from internal sources, such as the PIT or TMCNT, from the CPM, the PCI bridge (with its own interrupt controller), and from external pins (port C parallel I/O pins).




Figure 4-8. PowerQUICC II Interrupt Structure

If the software watchdog timer is programmed to generate an interrupt, it always generates a machine check interrupt to the core. The external $\overline{\text{IRQ0}}$ can generate $\overline{\text{MCP}}$ as well. Note that the core takes the machine check interrupt when $\overline{\text{MCP}}$ is asserted; it takes an external interrupt for any other interrupt asserted by the interrupt controller.

The interrupt controller allows masking of each interrupt source. Multiple events within a CPM sub-block event are also maskable.

All interrupt sources are prioritized and bits are set in the interrupt pending register (SIPNR). On the PowerQUICC II, the prioritization of the interrupt sources is flexible in the following two aspects:

- The relative priority of the FCCs, SCCs, and MCCs can be modified
- One interrupt source can be assigned the highest priority

When an unmasked interrupt source is pending in the SIPNR, the interrupt controller sends an interrupt request to the core. When an exception is taken, the interrupt mask bit in the machine state register (MSR[EE]) is cleared to disable further interrupt requests until software can handle them.

The SIU interrupt vector register (SIVVEC) is updated with a 6-bit vector corresponding to the sub-block with the highest current priority.

4.2.1.1 Machine Check Interrupt

There are several sources for a machine check interrupt (MCP):

- Software watchdog timer (when programmed to generate an interrupt—See [Section 4.1.5, “Software Watchdog Timer.”](#))
- $\overline{\text{IRQ0}}$ signal (when the internal core is enabled)
- Memory controller for parity/ECC errors (see [Section 10.2.6, “Machine Check Interrupt \(MCP\) Generation”](#))
- PCI bridge (MPC8265 and MPC8266 only)
- Bus monitor time out (on an address only transaction—see [Section 4.1.1, “Bus Monitor”](#))

When the internal core is enabled, these sources cause the interrupt controller to send a MCP to the core. When the core is disabled the MCP assertion is reflected on $\overline{\text{IRQ0/NMI_OUT}}$ so that an external core can serve it.

4.2.1.2 INT Interrupt

Besides the MCP sources listed above, all other interrupts are taken by the core through the INT interrupt. If the internal core is disabled, INT is reflected on $\overline{\text{IRQ7/INT_OUT}}$ so that an external core can serve it.

The interrupt controller allows masking of each interrupt source. Multiple events within a CPM sub-block event are also maskable.

4.2.2 Interrupt Source Priorities

The interrupt controller has 37 interrupt sources that assert one interrupt request to the core. [Table 4-2](#) shows prioritization of all interrupt sources. As described in following sections, flexibility exists in the

relative ordering of the interrupts, but, in general, relative priorities are as shown. A single interrupt priority number is associated with each table entry.

Note that the group and spread options, shown with YCC entries in [Table 4-2](#), are described in [Section 4.2.2.1, “SCC, FCC, and MCC Relative Priority.”](#)

Table 4-2. Interrupt Source Priority Levels

Priority Level	Interrupt Source Description	Multiple Events
1	Highest	—
2	XSIU1	No (TMCNT,PIT,PCI ¹ = Yes)
3	XSIU2 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
4	XSIU3 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
5	XSIU4 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
6	XCC1	Yes
7	XCC2	Yes
8	XCC3	Yes
9	XCC4	Yes
10	XSIU2 (Spread)	No (TMCNT,PIT,PCI ¹ = Yes)
11	XCC5	Yes
12	XCC6	Yes
13	XCC7	Yes
14	XCC8	Yes
15	XSIU5 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
16	XSIU6 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
17	XSIU7 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
18	XSIU8 (Grouped)	No (TMCNT,PIT,PCI ¹ = Yes)
19	XSIU3 (Spread)	No (TMCNT,PIT,PCI ¹ = Yes)
20	YCC1 (Grouped)	Yes
21	YCC2 (Grouped)	Yes
22	YCC3 (Grouped)	Yes
23	YCC4 (Grouped)	Yes
24	YCC5 (Grouped)	Yes
25	YCC6 (Grouped)	Yes
26	YCC7 (Grouped)	Yes

Table 4-2. Interrupt Source Priority Levels (continued)

Priority Level	Interrupt Source Description	Multiple Events
27	YCC8 (Grouped)	Yes
28	XSIU4 (Spread)	No (TMCNT,PIT,PCI ¹ = Yes)
29	Parallel I/O-PC15	Yes
30	Timer 1	Yes
31	Parallel I/O-PC14	Yes
32	YCC1 (Spread)	Yes
33	Parallel I/O-PC13	Yes
34	SDMA Bus Error	Yes
35	IDMA1	Yes
36	YCC2 (Spread)	Yes
37	Parallel I/O-PC12	No
38	Parallel I/O-PC11	No
39	IDMA2	Yes
40	Timer 2	Yes
41	Parallel I/O-PC10	No
42	XSIU5 (GSIU = 1)	No (TMCNT,PIT,PCI ¹ = Yes)
43	YCC3 (Spread)	Yes
44	RISC Timer Table	Yes
45	I2C	Yes
46	YCC4 (Spread)	Yes
47	Parallel I/O-PC9	No
48	Parallel I/O-PC8	No
49	IRQ6	No
50	IDMA3	Yes
51	IRQ7	No
52	Timer 3	Yes
53	XSIU6 (GSIU = 1)	No (TMCNT,PIT,PCI ¹ = Yes)
54	YCC5 (Spread)	Yes
55	Parallel I/O-PC7	No
56	Parallel I/O-PC6	No
57	Parallel I/O-PC5	No
58	Timer 4	Yes
59	YCC6 (Spread)	Yes

Table 4-2. Interrupt Source Priority Levels (continued)

Priority Level	Interrupt Source Description	Multiple Events
60	Parallel I/O–PC4	No
61	XSIU7 (GSIU = 1)	No (TMCNT,PIT,PCI ¹ = Yes)
62	IDMA4	Yes
63	SPI	Yes
64	Parallel I/O–PC3	No
65	Parallel I/O–PC2	No
66	SMC1	Yes
67	YCC7 (spread)	Yes
68	SMC2	Yes
69	Parallel I/O–PC1	No
70	Parallel I/O–PC0	No
71	XSIU8 (GSIU = 1)	No (TMCNT,PIT,PCI ¹ = Yes)
72	YCC8(spread)	Yes
73	Reserved	—

¹ MPC8250, MPC8265, and MPC8266 only

Notice the lack of SDMA interrupt sources, which are reported through each individual FCC, SCC, SMC, SPI, or I²C channel. The only true SDMA interrupt source is the SDMA channel bus error entry that is reported when a bus error occurs during an SDMA access. There are two ways to add flexibility to the table of CPM interrupt priorities—the FCC, MCC, and SCC relative priority option, described in [Section 4.2.2.1, “SCC, FCC, and MCC Relative Priority,”](#) and the highest priority option, described in [Section 4.2.2.3, “Highest Priority Interrupt.”](#)

4.2.2.1 SCC, FCC, and MCC Relative Priority

The relative priority between the four SCCs, three FCCs, and MCC is programmable and can be changed dynamically. In [Table 4-2](#) there is no entry for SCC1–SCC4, MCC1–MCC2, FCC1–FCC3, but rather there are entries for XCC1–XCC8 and YCC1–YCC8. Each SCC can be mapped to any YCC location and each FCC and MCC can be mapped to any XCC location. The SCC, FCC, and MCC priorities are programmed in the CPM interrupt priority registers (SCPRR_H and SCPRR_L) and can be changed dynamically to implement a rotating priority.

In addition, the grouping of the locations of the YCC entries has the following two options

- Group. In the group scheme, all SCCs are grouped together at the top of the priority table, ahead of most other CPM interrupt sources. This scheme is ideal for applications where all SCCs, FCCs, and MCCs function at a very high data rate and interrupt latency is very important.

- Spread. In the spread scheme, priorities are spread over the table so other sources can have lower interrupt latencies. This scheme is also programmed in the SICR but cannot be changed dynamically.

4.2.2.2 PIT, TMCNT, PCI, and IRQ Relative Priority

The PowerQUICC II has seven general-purpose interrupt requests (IRQs), five of which, with the PIT, the PCI interrupt controller, and TMCNT, can be mapped to any XSIU location. $\overline{\text{IRQ6}}$ and $\overline{\text{IRQ7}}$ have fixed priority.

4.2.2.3 Highest Priority Interrupt

In addition to the FCC/MCC/SCC relative priority option, SICR[HP] can be used to specify one interrupt source as having highest priority. This interrupt remains within the same interrupt level as the other interrupt controller interrupts, but is serviced before any other interrupt in the table.

If the highest priority feature is not used, select the interrupt request in XSIU1 to be the highest priority interrupt; the standard interrupt priority order is used. SICR[HP] can be updated dynamically to allow the user to change a normally low priority source into a high priority-source for a certain period.

4.2.3 Masking Interrupt Sources

By programming the SIU mask registers, SIMR_H and SIMR_L, the user can mask interrupt requests to the core. Each SIMR bit corresponds to an interrupt source. To enable an interrupt, set the corresponding SIMR bit. When a masked interrupt source has a pending interrupt request, the corresponding SIPNR bit is set, even though the interrupt is not generated to the core. The user can mask all interrupt sources to implement a polling interrupt servicing scheme.

When an interrupt source has multiple interrupting events, the user can individually mask these events by programming a mask register within that block. [Table 4-2](#) shows which interrupt sources have multiple interrupting events. [Figure 4-9](#) shows an example of how the masking occurs, using an SCC as an example.




Figure 4-9. Interrupt Request Masking

4.2.4 Interrupt Vector Generation and Calculation

Pending unmasked interrupts are presented to the core in order of priority. The interrupt vector that allows the core to locate the interrupt service routine is made available to the core by reading SIVEC. The interrupt controller passes an interrupt vector corresponding to the highest-priority, unmasked, pending interrupt. Table 4-3 lists encodings for the six low-order bits of the interrupt vector.

Table 4-3. Encoding the Interrupt Vector

Interrupt Number	Interrupt Source Description	Interrupt Vector
0	Error (No interrupt)	0b00_0000
1	I ² C	0b00_0001
2	SPI	0b00_0010
3	RISC Timers	0b00_0011
4	SMC1	0b00_0100
5	SMC2	0b00_0101

Table 4-3. Encoding the Interrupt Vector (continued)

Interrupt Number	Interrupt Source Description	Interrupt Vector
6	IDMA1	0b00_0110
7	IDMA2	0b00_0111
8	IDMA3	0b00_1000
9	IDMA4	0b00_1001
10	SDMA	0b00_1010
11	Reserved	0b00_1011
12	Timer1	0b00_1100
13	Timer2	0b00_1101
14	Timer3	0b00_1110
15	Timer4	0b00_1111
16	TMCNT	0b01_0000
17	PIT	0b01_0001
18	PCI ¹	0b01_0010
19	IRQ1	0b01_0011
20	IRQ2	0b01_0100
21	IRQ3	0b01_0101
22	IRQ4	0b01_0110
23	IRQ5	0b01_0111
24	IRQ6	0b01_1000
25	IRQ7	0b01_1001
26–31	Reserved	0b01_1010–01_1111
32	FCC1	0b10_0000
33	FCC2	0b10_0001
34	FCC3	0b10_0010
35	Reserved	0b10_0011
36	MCC1 ²	0b10_0100
37	MCC2	0b10_0101
38	Reserved	0b10_0110
39	Reserved	0b10_0111
40	SCC1	0b10_1000
41	SCC2	0b10_1001
42	SCC3	0b10_1010
43	SCC4	0b10_1011

Table 4-3. Encoding the Interrupt Vector (continued)

Interrupt Number	Interrupt Source Description	Interrupt Vector
44	TC Layer ³	0b10_1100
45–47	Reserved	0b10_11xx
48	PC15	0b11_0000
49	PC14	0b11_0001
50	PC13	0b11_0010
51	PC12	0b11_0011
52	PC11	0b11_0100
53	PC10	0b11_0101
54	PC9	0b11_0110
55	PC8	0b11_0111
56	PC7	0b11_1000
57	PC6	0b11_1001
58	PC5	0b11_1010
59	PC4	0b11_1011
60	PC3	0b11_1100
61	PC2	0b11_1101
62	PC1	0b11_1110
63	PC0	0b11_1111

¹ On MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

² Reserved on MPC8250 and MPC8255.

³ On MPC8264 and MPC8266 only. Reserved on all other devices.

Note that the interrupt vector table differs from the interrupt priority table in only two ways:

- FCC, SCC, and MCC vectors are fixed; they are not affected by the SCC group mode, spread mode, or the relative priority order of the FCCs, SCCs, and MCC.
- An error vector exists as the last entry in [Table 4-3](#). The error vector is issued when no interrupt is requesting service.

4.2.4.1 Port C External Interrupts

There are 16 external interrupts, coming from the parallel I/O port C pins, PC[0–15]. When one of these pins is configured as an input, a change according to the SIU external interrupt control register (SIEXR) causes an interrupt request signal to be sent to the interrupt controller. PC[0–15] lines can be programmed to assert an interrupt request upon any change. Each port C line asserts a unique interrupt request to the interrupt pending register and has a different internal interrupt priority level within the interrupt controller.

Requests can be masked independently in the interrupt mask register (SIMR). Notice that the global SIMR is cleared on system reset so pins left floating do not cause false interrupts.

4.3 Programming Model

The SIU registers are grouped into the following three categories:

- Interrupt controller registers. These registers control configuration, prioritization, and masking of interrupts. They also include registers for determining the interrupt sources. These registers are described in [Section 4.3.1, “Interrupt Controller Registers.”](#)
- System configuration and protection registers. These include registers for configuring the SIU, defining the base address for the internal memory map, configuring the watchdog timer, specifying bus characteristics, as well as general functionality of the 60x, and local buses such as arbitration, error status, and control. These registers are described in [Section 4.3.2, “System Configuration and Protection Registers.”](#)
- Periodic interrupt registers. These include registers for configuring and providing status for periodic interrupts. See [Section 4.3.3, “Periodic Interrupt Registers.”](#)

4.3.1 Interrupt Controller Registers

There are seven interrupt controller registers, described in the following sections:

- [Section 4.3.1.1, “SIU Interrupt Configuration Register \(SICR\)”](#)
- [Section 4.3.1.2, “SIU Interrupt Priority Register \(SIPRR\)”](#)
- [Section 4.3.1.3, “CPM Interrupt Priority Registers \(SCPRR_H and SCPRR_L\)”](#)
- [Section 4.3.1.4, “SIU Interrupt Pending Registers \(SIPNR_H and SIPNR_L\)”](#)
- [Section 4.3.1.5, “SIU Interrupt Mask Registers \(SIMR_H and SIMR_L\)”](#)
- [Section 4.3.1.6, “SIU Interrupt Vector Register \(SIVVEC\)”](#)
- [Section 4.3.1.7, “SIU External Interrupt Control Register \(SIEXR\)”](#)

4.3.1.1 SIU Interrupt Configuration Register (SICR)

The SIU interrupt configuration register (SICR), shown in [Figure 4-10](#), defines the highest priority interrupt and whether interrupts are grouped or spread in the priority table, [Table 4-2](#).

	0	1	2		7	8		13	14	15
Field	—		HP				—		GSIU	SPS
Reset	0000_0000_0000_0000									
R/W	R/W									
Addr	0x0x10C00									

Figure 4-10. SIU Interrupt Configuration Register (SICR)

The SICR register bits are described in [Table 4-4](#).

Table 4-4. SICR Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2–7	HP	Highest priority. Specifies the 6-bit interrupt number of the single interrupt controller interrupt source that is advanced to the highest priority in the table. HP can be modified dynamically. To retain the original priority, program HP to the interrupt number assigned to XSIU1.
8–13	—	Reserved, should be cleared.
14	GSIU	Group SIU. Selects the relative XSIU priority scheme. It cannot be changed dynamically. 0 Grouped. The XSIUs are grouped by priority at the top of the table. 1 Spread. The XSIUs are spread by priority in the table.
15	SPS	Spread priority scheme. Selects the relative YCC priority scheme. It cannot be changed dynamically. 0 Grouped. The YCCs are grouped by priority at the top of the table. 1 Spread. The YCCs are spread by priority in the table.

4.3.1.2 SIU Interrupt Priority Register (SIPRR)

The SIU interrupt priority register (SIPRR), shown in [Figure 4-11](#), defines the priority between IRQ1–IRQ5, PIT, PCI, and TMCNT.

	0	2	3	5	6	8	9	11	12	15
Field	XS1P		XS2P		XS3P		XS4P		—	
Reset	000		001		010		011		0000	
R/W	R/W									
Addr	0x0x10C10									
	16	18	19	21	22	24	25	27	28	31
Field	XS5P		XS6P		XS7P		XS8P		—	
Reset	100		101		110		111		0000	
R/W	R/W									
Addr	0x10C12									

Figure 4-11. SIU Interrupt Priority Register (SIPRR)

The SIPRR register bits are described in [Table 4-5](#).

Table 4-5. SIPRR Field Descriptions

Bits	Name	Description
0–2	XS1P–XSIU1	Priority order. Defines which PIT/TMCNT/PCI/IRQs asserts its request in the XSIU1 priority position. The user should not program the same PIT/TMCNT/PCI/IRQs to more than one priority position (1–8). These bits can be changed dynamically. 000 TMCNT asserts its request in the XSIU1 position. 001 PIT asserts its request in the XSIU1 position. 010 PCI asserts its request in the XSIU1 position (MPC8250, MPC8265, and MPC8266 only). Reserved on all other devices. 011 $\overline{\text{IRQ1}}$ asserts its request in the XSIU1 position. 100 $\overline{\text{IRQ2}}$ asserts its request in the XSIU1 position. 101 $\overline{\text{IRQ3}}$ asserts its request in the XSIU1 position. 110 $\overline{\text{IRQ4}}$ asserts its request in the XSIU1 position. 111 $\overline{\text{IRQ5}}$ asserts its request in the XSIU1 position.
3–11, 16–27	XS2P–XS8P	Same as XS1P, but for XSIU2–XSIU8.
12–15, 28–31	—	Reserved, should be cleared.

4.3.1.3 CPM Interrupt Priority Registers (SCPRR_H and SCPRR_L)

The CPM high interrupt priority register (SCPRR_H), shown in Figure 4-12, define priorities between the FCCs and MCCs.

	0	2	3	5	6	8	9	11	12	15
Field	XC1P		XC2P			XC3P		XC4P		—
Reset	000		001			010		011		0000
R/W	R/W									
Addr	0x0x10C14									
	16	18	19	21	22	24	25	27	28	31
Field	XC5P		XC6P			XC7P		XC8P		—
Reset	100		101			110		111		0000
R/W	R/W									
Addr	0x10C16									

Figure 4-12. CPM High Interrupt Priority Register (SCPRR_H)

Table 4-6 describes SCPRR_H fields.

Table 4-6. SCPRR_H Field Descriptions

Bits	Name	Description
0–2	XC1P–XCC1	Priority order. Defines which FCC/MCC asserts its request in the XCC1 priority position. The user should not program the same FCC/MCC to more than one priority position (1–8). These bits can be changed dynamically. 000 FCC1 asserts its request in the XCC1 position. 001 FCC2 asserts its request in the XCC1 position. 010 FCC3 asserts its request in the XCC1 position. ¹ 011 XCC1 position not active. 100 MCC1 asserts its request in the XCC1 position. ² 101 MCC2 asserts its request in the XCC1 position. 110 XCC1 position not active. 111 XCC1 position not active.
3–11	XC2P–XC4P	Same as XC1P, but for XCC2–XCC4
12–15	—	Reserved, should be cleared.
16–27	XC5P–XC8P	Same as XC1P, but for XCC5–XCC8
28–31	—	Reserved, should be cleared.

¹ Reserved on the MPC8255.

² Reserved on the MPC8250 and the MPC8255.

The CPM low interrupt priority register (SCPRR_L), shown in [Figure 4-13](#), defines prioritization of SCCs and TC layer.

	0	2	3	5	6	8	9	11	12	15
Field	YC1P		YC2P		YC3P		YC4P		—	
Reset	000		001		010		011		0000	
R/W	R/W									
Addr	0x0x10C18									
	16	18	19	21	22	24	25	27	28	31
Field	YC5P		YC6P		YC7P		YC8P		—	
Reset	100		101		110		111		0000	
R/W	R/W									
Addr	0x10C20									

Figure 4-13. CPM Low Interrupt Priority Register (SCPRR_L)

[Table 4-7](#) describes SCPRR_L fields.

Table 4-7. SPCRR_L Field Descriptions

Bits	Name	Description
0–2	YC1P–YCC1	Priority order. Defines which SCC asserts its request in the YCC1 priority position. Do not program the same SCC to multiple priority positions. This field can be changed dynamically. 000 SCC1 asserts its request in the YCC1 position. 001 SCC2 asserts its request in the YCC1 position. 010 SCC3 asserts its request in the YCC1 position. 011 SCC4 asserts its request in the YCC1 position. 100 TC layer asserts its request in the YCC1 position (MPC8264 and MPC8266 only). Reserved on other devices. 1XX YCC1 position is not active.
3–11	YC2P–YC8P	Same as YC1P, but for YCC2–YCC8
12–15	—	Reserved, should be cleared.
16–27	YC5P–YC8P	Same as YC1P, but for YCC5–YCC8
28–31	—	Reserved, should be cleared.

4.3.1.4 SIU Interrupt Pending Registers (SIPNR_H and SIPNR_L)

Each bit in the interrupt pending registers (SIPNR_H and SIPNR_L), shown in [Figure 4-14](#) and [Figure 4-15](#), corresponds to an interrupt source. When an interrupt is received, the interrupt controller sets the corresponding SIPNR bit.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Field	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15	
Reset	Undefined (the user should write 1s to clear these bits before using)																
R/W	R/W																
Addr	0x0x10C08																
	16	17	18	19	20	21	22	23	24					28	29	30	31
Field	—	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7			—			TMCNT	PIT	PCI ²	
Reset	Undefined (the user should write 1s to clear these bits before using)												0 ¹	0 ¹	0 ¹		
R/W	R/W																
Addr	0x10C10																

¹ These fields are zero after reset because their corresponding mask register bits are cleared (disabled).

² MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

Figure 4-14. SIPNR_H

Figure 4-15 shows SIPNR_L fields.

System Interface Unit (SIU)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15	
Field	FCC1	FCC2	FCC3	—	MCC1	MCC2	—	SCC1	SCC2	SCC3	SCC4	TC ²	—			
Reset	0000_0000_0000_0000 ¹															
R/W	R/W															
Addr	0x0x10C0C															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	I2C	SPI	RTT	SMC1	SMC2	IDMA1	IDMA2	IDMA3	IDMA4	SDMA	—	TIMER1	TIMER2	TIMER3	TIMER4	—
Reset	0000_0000_0000_000 ¹															
R/W	R/W															
Addr	0x10C0E															

¹ These fields are zero after reset because their corresponding mask register bits are cleared (disabled).

² MPC8264 and MPC8266 only. Reserved on all other devices.

Figure 4-15. SIPNR_L

When a pending interrupt is handled, the user clears the corresponding SIPNR bit. However, if an event register exists, the unmasked event register bits should be cleared instead, causing the SIPNR bit to be cleared.

SIPNR bits are cleared by writing ones to them. Because the user can only clear bits in this register, writing zeros to this register has no effect.

Note that the SCC/FCC/MCC SIPNR bit positions are not changed according to their relative priority.

4.3.1.5 SIU Interrupt Mask Registers (SIMR_H and SIMR_L)

Each bit in the SIU interrupt mask register (SIMR) corresponds to a interrupt source. The user masks an interrupt by clearing and enables an interrupt by setting the corresponding SIMR bit. When a masked interrupt occurs, the corresponding SIPNR bit is set, regardless of the SIMR bit although no interrupt request is passed to the core.

If an interrupt source requests interrupt service when the user clears its SIMR bit, the request stops. If the user sets the SIMR bit later, a previously pending interrupt request is processed by the core, according to its assigned priority. The SIMR can be read by the user at any time.

Figure 4-16 shows the SIMR_H register.

Field	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15	
Reset	0000_0000_0000_0000																
R/W	R/W																
Addr	0x0x10C1C																
Field	16	17	18	19	20	21	22	23	24					28	29	30	31
	—	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7				—			TMCNT	PIT	PCI ¹
Reset	0000_0000_0000_0000																
R/W	R/W																
Addr	0x10C1E																

¹ MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices

Figure 4-16. SIMR_H

Figure 4-17 shows SIMR_L.

Field	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15	
	FCC1	FCC2	FCC3 ¹	—	MCC1 ²	MCC2		—	SCC1	SCC2	SCC3	SCC4	TC ³		—	
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x10C20															
Field	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	I2C	SPI	RTT	SMC1	SMC2	IDMA1	IDMA2	IDMA3	IDMA4	SDMA	—	TIMER1	TIMER2	TIMER3	TIMER4	—
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x10C22															

¹ Reserved on the MPC8255.

² Reserved on the MPC8250 and the MPC8255.

³ MPC8264 and MPC8266 only. Reserved on all other devices.

Figure 4-17. SIMR_L

Note the following:

- SCC/TC/MCC/FCC SIMR bit positions are not affected by their relative priority.
- The user can clear pending register bits that were set by multiple interrupt events only by clearing all unmasked events in the corresponding event register.
- If an SIMR bit is masked at the same time that the corresponding SIPNR bit causes an interrupt request to the core, the error vector is issued (if no other interrupts pending). Thus, the user should always include an error vector routine, even if it contains only an **rfi** instruction. The error vector cannot be masked.

4.3.1.6 SIU Interrupt Vector Register (SIVEC)

The SIU interrupt vector register (SIVEC), shown in [Figure 4-18](#), contains an 8-bit code representing the unmasked interrupt source of the highest priority level.

	0		5	6	7	8	9	10	11	12	13	14	15			
Field	Interrupt Code					0	0	0	0	0	0	0	0			
Reset	0000_0000_0000_0000															
R/W	R															
Addr	0x0x10C04															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0000_0000_0000_0000															
R/W	R															
Addr	0x10C06															

Figure 4-18. SIU Interrupt Vector Register (SIVEC)

The SIVEC can be read as either a byte, half word, or a word. When read as a byte, a branch table can be used in which each entry contains one instruction (branch). When read as a half word, each entry can contain a full routine of up to 256 instructions. The interrupt code is defined such that its two lsbs are zeroes, allowing indexing into the table, as shown in [Figure 4-19](#).




Figure 4-19. Interrupt Table Handling Example

NOTE

The PowerQUICC II differs from previous MPC8xx implementations in that when an interrupt request occurs, SIVEC can be read. If there are multiple interrupt sources, SIVEC latches the highest priority interrupt. Note that the value of SIVEC cannot change while it is being read.

4.3.1.7 SIU External Interrupt Control Register (SIEXR)

Each defined bit in the SIU external interrupt control register (SIEXR), shown in [Figure 4-20](#), determines whether the corresponding port C line asserts an interrupt request upon either a high-to-low change or any change on the pin. External interrupts can come from port C (PC[0-15]).




Figure 4-20. SIU External Interrupt Control Register (SIEXR)

Table 4-8 describes SIEXR fields.

Table 4-8. SIEXR Field Descriptions

Bits	Name	Description
0–15	EDPCx	Edge detect mode for port Cx. The corresponding port C line (PCx) asserts an interrupt request according to the following: 0 Any change on PCx generates an interrupt request. 1 High-to-low change on PCx generates an interrupt request.
16–23	EDIx	Edge detect mode for \overline{IRQx} . The corresponding IRQ line (IRQx) asserts an interrupt request according to the following: 0 Low assertion on \overline{IRQx} generates an interrupt request. 1 High-to-low change on \overline{IRQx} generates an interrupt request.

4.3.2 System Configuration and Protection Registers

The system configuration and protection registers are described in the following sections.

4.3.2.1 Bus Configuration Register (BCR)

The bus configuration register (BCR), shown in Figure 4-21, contains configuration bits for various features and wait states on the 60x bus.

Field	0	1	3	4	5	7	8	9	10	11	12	13	14	15
	EBM ¹	APD		L2C	L2D		PLDP	—	DAM	EAV	ETM	LETM	EPAR	LEPAR
Reset	—	000_0000_0000_0000												
R/W	R/W													
Field	16	18	19	20	21	22	25	26	27	28	31			
	NPQM	—	EXDD	—			SPAR ²	ISPS ¹	—					
Reset	0000_0000_000								—	0000				
R/W	R/W													
Addr	0x0x10024													

¹ Depends on reset configuration sequence. See [Section 5.4.1, “Hard Reset Configuration Word.”](#)

² MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

Figure 4-21. Bus Configuration Register (BCR)

[Figure 4-9](#) describes BCR fields.

Table 4-9. BCR Field Descriptions

Bits	Name	Description
0	EBM	External bus mode. 0 Single PowerQUICC II bus mode is assumed 1 60x-compatible bus mode. For more information refer to Section 8.2, “Bus Configuration.”
1–3	APD	Address phase delay. Specifies the number of address tenure wait states for address operations initiated by a 60x bus master. BCR[APD] specifies the number of address tenure wait states for address operations initiated by 60x-bus devices. APD indicates how many cycles the PowerQUICC II should wait for $\overline{ARTR\overline{Y}}$, but because it is assumed that $\overline{ARTR\overline{Y}}$ can be asserted (by other masters) only on cachable address spaces, APD is considered only on transactions that hit one of the 60x-assigned memory controller banks and have the \overline{GBL} signal asserted during address phase.
4	L2C	Secondary cache controller. See Chapter 12, “Secondary (L2) Cache Support.” 0 No secondary cache controller is assumed. 1 An external secondary cache controller is assumed.
5–7	L2D	L2 cache hit delay. Controls the number of clock cycles from the assertion of TS until HIT is valid.
8	PLDP	Pipeline maximum depth. See Section 8.4.5, “Pipeline Control.” 0 The pipeline maximum depth is one. 1 The pipeline maximum depth is zero.
9	—	Reserved, should be cleared.
10	DAM	Delay all masters. Applies to all the masters on the bus (CPU, EXT, CPM). This bit is similar to BCR[EXDD] but with opposite polarity. 0 The memory controller asserts CS on the cycle following the assertion of \overline{TS} when accessing an address space controlled by the memory controller. 1 The memory controller inserts one wait state between the assertion of \overline{TS} and the assertion of CS when accessing an address space controlled by the memory controller.

Table 4-9. BCR Field Descriptions (continued)

Bits	Name	Description
11	EAV	Enable address visibility. Normally, when the PowerQUICC II is in single-PowerQUICC II bus mode, the bank select signals for SDRAM accesses are multiplexed on the 60x bus address lines. So, for SDRAM accesses, the internal address is not visible for debug purposes. However the bank select signals can also be driven on dedicated pins (see SIUMCR[APPC]). In this case EAV can be used to force address visibility. 0 Bank select signals are driven on 60x bus address lines. There is no full address visibility. 1 Bank select signals are not driven on address bus. During READ and WRITE commands to SDRAM devices, the full address is driven on 60x bus address lines.
12	ETM	Compatibility mode enable. See Section 8.4.3.8, “Extended Transfer Mode.” 0 Strict 60x bus mode. Extended transfer mode is disabled. 1 Extended transfer mode is enabled.
13	LETM	Local bus compatibility mode enable. See Section 8.4.3.8, “Extended Transfer Mode.” 0 Extended transfer mode is disabled on the local bus. 1 Extended transfer mode is enable on the local bus. Note that if the local bus memory controller is configured to work with read-modify-write parity, LETM must be cleared.
14	EPAR	Even parity. Determines odd or even parity on the 60x bus. 0 Odd parity 1 Even parity Writing the memory with EPAR = 1 and reading the memory with EPAR = 0 generates parity errors for testing.
15	LEPAR	Local bus even parity. Determines odd or even parity on the local bus. 0 Odd parity 1 Even parity Writing the memory with LEPAR = 1 and reading the memory with LEPAR = 0 generates parity errors for testing.
16–18	NPQM	Non PowerQUICC II master. Identifies the type of bus masters which are connected to the arbitration lines when the PowerQUICC II is in internal arbiter mode. Possible types are PowerQUICC II master and non-PowerQUICC II master. This field is related to the data pipelining bits (BRx[DR]) in the memory controller. Because an external bus master that is not a PowerQUICC II cannot use the data pipelining feature, the PowerQUICC II, which controls the memory, needs to know when a non-PowerQUICC II master is accessing the memory and handle the transaction differently. NPQM[0] designates the type of master connected to the set of pins \overline{BR} , \overline{BG} , and \overline{DBG} . NPQM[1] designates the type of master connected to the set of pins $\overline{EXT_BR2}$, $\overline{EXT_BG2}$, and $\overline{EXT_DBG2}$. NPQM[2] designates the type of master which is connected to the set of pins EXT_BR3, EXT_BG3 and EXT_DBG3 0 The bus master connected to the arbitration lines is a PowerQUICC II. 1 The bus master connected to the arbitration lines is not a PowerQUICC II.
19–20	—	Reserved, should be cleared.

Table 4-9. BCR Field Descriptions (continued)

Bits	Name	Description
21	EXDD	External master delay disable. Generally, the PowerQUICC II adds one clock cycle delay for each external master access to a region controlled by the memory controller. This occurs because the external master drives the address on the external pins (compared to internal master, like PowerQUICC II's DMA, which drives the address on an internal bus in the chip). Thus, it is assumed that an additional cycle is needed for the memory controllers banks to complete the address match. However in some cases (when the bus is operated in low frequency), this extra cycle is not needed. The user can disable the extra cycle by setting EXDD. 0 The memory controller inserts one wait state between the assertion of \overline{TS} and the assertion of CS when external master accesses an address space controlled by the memory controller. 1 The memory controller asserts CS on the cycle following the assertion of \overline{TS} by external master accessing an address space controlled by the memory controller.
22–25	—	Reserved, should be cleared.
26	—	.29 μ m (HiP3) devices: Reserved, should be cleared.
	SPAR	.25 μ m (HiP4) devices: Slave parity check. If set enables parity check on 60x bus transactions to the MPC826xA's internal memory space. In case of a parity error a core machine check is asserted and the error is reported in TESC1[ISBE,PAR] and TESC2[REGS,DPR,PCI0,PCI1,LCL]. Note: TESC2[PCI0, PCI1] are only on the MPC8250, the MPC8265, and the MPC8266.
27	ISPS	Internal space port size. Defines the port size of PowerQUICC II's internal space region as seen to external masters. Setting ISPS enables a 32-bit master to access PowerQUICC II internal space. 0 PowerQUICC II acts as a 64-bit slave to external masters accesses to its internal space. 1 PowerQUICC II acts as a 32-bit slave to external masters accesses to its internal space.
28–31	—	Reserved, should be cleared.

4.3.2.2 60x Bus Arbiter Configuration Register (PPC_ACR)

The 60x bus arbiter configuration register (PPC_ACR), shown in [Figure 4-22](#), defines the arbiter modes and parked master on the 60x bus.

	0	1	2	3	4	7
Field	—		DBGD	EARB ¹		PRKM
Reset	000			See note		0010
R/W	R/W					
Addr	0x0x10028					

¹ Depends on reset configuration sequence. See [Section 5.4.1](#), “Hard Reset Configuration Word.”

Figure 4-22. PPC_ACR

[Table 4-10](#) describes PPC_ACR fields.

Table 4-10. PPC_ACR Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	DBGD	Data bus grant delay. Specifies the minimum number of data tenure wait states for 60x bus master-initiated data operations. This is the minimum delay between \overline{TS} and \overline{DBG} . 0 \overline{DBG} is asserted with \overline{TS} if the data bus is free. 1 \overline{DBG} is asserted one cycle after \overline{TS} if the data bus is not busy. See Section 8.5.1, “Data Bus Arbitration.”
3	EARB	External arbitration. 0 Internal arbitration is performed. See Section 8.3.1, “Arbitration Phase.” 1 External arbitration is assumed.
4–7	PRKM	Parking master. 0000 CPM high request level refers to the IDMA which involves peripherals and the following serial channels (SCC, SPI, SMC, and I ² C) 0001 CPM middle request level refers to all other serial channels (FCCs and MCCs) 0010 CPM low request level: it is possible to change the request level for all FCCs and MCCs to low priority when PPC_ACR[4–7] = 0010 and FCRx[1] = 1 (See Section 29.7.1, “FCC Function Code Registers (FCRx)”). 0011 PCI request level (MPC8250, MPC8265, and MPC8266 only). Reserved on all other devices. 0100 Reserved 0101 Reserved 0110 Internal core 0111 External master 1 1000 External master 2 1001 External master 3 Values 1010–1111 are reserved.

4.3.2.3 60x Bus Arbitration-Level Registers (PPC_ALRH/PPC_ALRL)

The 60x bus arbitration-level registers, shown in [Figure 4-23](#) and [Figure 4-24](#), define arbitration priority of PowerQUICC II bus masters. Priority field 0 has highest-priority. For information about PowerQUICC II bus master indexes, see the description of PPC_ACR[PRKM] in [Table 4-10](#).

	0	3	4	7	8	11	12	15	
Field	Priority Field 0			Priority Field 1			Priority Field 2		Priority Field 3
Reset	0000			0001			0010		0110
R/W	R/W								
Addr	0x0x1002C								
	16	19	20	23	24	27	28	31	
Field	Priority Field 4			Priority Field 5			Priority Field 6		Priority Field 7
Reset	0011			0100			0101		0111
R/W	R/W								
Addr	0x1002E								

Figure 4-23. PPC_ALRH

PPC_ALRL, shown in Figure 4-24, defines arbitration priority of 60x bus masters 8–15. Priority field 0 is the highest-priority arbitration level. For information about the PowerQUICC II bus master indexes, see the description of PPC_ACR[PRKM] in Table 4-10.

	0	3	4	7	8	11	12	15
Field	Priority Field 8		Priority Field 9		Priority Field 10		Priority Field 11	
Reset	1000		1001		1010		1011	
R/W	R/W							
Addr	0x0x10030							
	16	19	20	23	24	27	28	31
Field	Priority Field 12		Priority Field 13		Priority Field 14		Priority Field 15	
Reset	1100		1101		1110		1111	
R/W	R/W							
Addr	0x10032							

Figure 4-24. PPC_ALRL

4.3.2.4 Local Bus Arbiter Configuration Register (LCL_ACR)

The local bus arbiter configuration register (LCL_ACR), shown in Figure 4-25, defines the arbiter modes and the parked master on the local bus.

	0	1	2	3	4	7
Field	—	DBGD	—	PRKM		
Reset	0000_0010					
R/W	R/W					
Addr	0x0x10034					

Figure 4-25. LCL_ACR

Table 4-11 describes LCL_ACR register bits.

Table 4-11. LCL_ACR Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	DBGD	Data bus grant delay. Specifies the minimum number of data tenure wait states for PowerPC master-initiated data operations. This is the minimum delay between \overline{TS} and \overline{DBG} . 0 \overline{DBG} is asserted with \overline{TS} if the data bus is free. 1 \overline{DBG} is asserted one cycle after \overline{TS} if the data bus is not busy. See Section 8.5.1, “Data Bus Arbitration.”
3	—	Reserved, should be cleared.

Table 4-11. LCL_ACR Field Descriptions (continued)

Bits	Name	Description
4–7	PRKM	Parking master. Defines the parked master. 0000 CPM high request level refers to the IDMA which involves peripherals and the following serial channels (SCC, SPI, SMC, and I ² C) 0001 CPM middle request level refers to all other serial channels (FCCs and MCCs) 0010 CPM low request level: it is possible to change the request level for all FCCs and MCCs to low priority when PPC_ACR[4–7] = 0010 and FCRx[1] = 1 (See Section 28.7.1, “FCC Function Code Registers (FCRx).” 0011 Host bridge Values 0100–1111 are reserved.

4.3.2.5 Local Bus Arbitration Level Registers (LCL_ALRH and LCL_ACRL)

The local bus arbitration level registers (LCL_ALRH and LCL_ALRL), shown in [Figure 4-26](#) and [Figure 4-27](#), define arbitration priority for local bus masters 0–7. Priority field 0 has highest-priority. For information about the PowerQUICC II local bus master indexes see LCL_ACR[PRKM] in [Table 4-11](#).

	0	3	4	7	8	11	12	15
Field	Priority Field 0		Priority Field 1		Priority Field 2		Priority Field 3	
Reset	0000		0001		0010		0110	
R/W	R/W							
Addr	0x0x10038							
	16	19	20	23	24	27	28	31
Field	Priority Field 4		Priority Field 5		Priority Field 6		Priority Field 7	
Reset	0011		0100		0101		0111	
R/W	R/W							
Addr	0x10040							

Figure 4-26. LCL_ALRH

LCL_ALRL, shown in [Figure 4-27](#), defines arbitration priority of PowerQUICC II local bus masters 8–15.

	0	3	4	7	8	11	12	15
Field	Priority Field 8		Priority Field 9		Priority Field 10		Priority Field 11	
Reset	1000		1001		1010		1011	
R/W	R/W							
Addr	0x0x1003C							
	16	19	20	23	24	27	28	31
Field	Priority Field 12		Priority Field 13		Priority Field 14		Priority Field 15	
Reset	1100		1101		1110		1111	
R/W	R/W							
Addr	0x1003E							

Figure 4-27. LCL_ALRL

4.3.2.6 SIU Module Configuration Register (SIUMCR)

The SIU module configuration register (SIUMCR), shown in Figure 4-28, contains bits that configure various features in the SIU module.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Field	BBD	ESE	PBSE	CDIS	DPPC	L2CPC	LBPC	APPC	CS10PC	BCTLC							
Reset	see note	00		see note								00					
R/W	R/W																
Addr	0x0x10000																
	16	17	18	19													31
Field	MMR		LPBSE		—												
Reset	see note		0		see note												
R/W	R/W																
Addr	0x10002																

¹ Depends on rest configuration sequence. See Section 5.4.1, “Hard Reset Configuration Word.”

Figure 4-28. SIU Model Configuration Register (SIUMCR)

Table 4-12 describes SIUMCR fields.

Table 4-12. SIUMCR Register Field Descriptions

Bits	Name	Description
0	BBD	Bus busy disable. 0 $\overline{ABB}/\overline{IRQ2}$ pin is \overline{ABB} , $\overline{DBB}/\overline{IRQ3}$ pin is \overline{DBB} 1 $\overline{ABB}/\overline{IRQ2}$ pin is $\overline{IRQ2}$, $\overline{DBB}/\overline{IRQ3}$ pin is $\overline{IRQ3}$
1	ESE	External snoop enable. Configures $\overline{GBL}/\overline{IRQ1}$ 0 External snooping disabled. ($\overline{GBL}/\overline{IRQ1}$ pin is $\overline{IRQ1}$) 1 External snooping enabled. ($\overline{GBL}/\overline{IRQ1}$ pin is \overline{GBL})

Table 4-12. SIUMCR Register Field Descriptions (continued)

Bits	Name	Description																																																	
2	PBSE	Parity byte select enable. 0 Parity byte select is disabled. GPL4 output of UPM is available for memory control. 1 Parity byte select is enabled. GPL4 pin is used as parity byte select output from the PowerQUICC II. Note: Should not be set if BRx[DECC] = 00. Refer to Section 11.3.1, “Base Registers (BRx)”																																																	
3	CDIS	Core disable. 0 The PowerQUICC II core is enabled. 1 The PowerQUICC II core is disabled. PowerQUICC II functions as a slave device.																																																	
4–5	DPPC	Data parity pins configuration. Note that the additional arbitration lines (EXT_BR2, EXT_BG2, EXT_DBG2, EXT_BR3, EXT_BG3, and EXT_DBG3) are operational only when ACR[EARB] = 0. Setting EARB (to choose external arbiter) combined with programming DPPC to 11 deactivates these lines. <table border="1" data-bbox="431 682 1414 1129"> <thead> <tr> <th rowspan="2">Pin</th> <th colspan="4">DPPC</th> </tr> <tr> <th>00</th> <th>01</th> <th>10</th> <th>11</th> </tr> </thead> <tbody> <tr> <td>DP(0)/$\overline{\text{RSRV}}$</td> <td>—</td> <td>DP(0)</td> <td>RSRV</td> <td>EXT_BR2</td> </tr> <tr> <td>DP(1)/$\overline{\text{IRQ1}}$</td> <td>IRQ1</td> <td>DP(1)</td> <td>IRQ1</td> <td>EXT_BG2</td> </tr> <tr> <td>DP(2)/$\overline{\text{TLBISYNC/IRQ2}}$</td> <td>IRQ2</td> <td>DP(2)</td> <td>TLBISYNC</td> <td>EXT_DBG2</td> </tr> <tr> <td>DP(3)/$\overline{\text{IRQ3}}$</td> <td>IRQ3</td> <td>DP(3)</td> <td>CKSTP_OUT</td> <td>EXT_BR3</td> </tr> <tr> <td>DP(4)/$\overline{\text{IRQ4}}$</td> <td>IRQ4</td> <td>DP(4)</td> <td>CORE_SRE SET</td> <td>EXT_BG3</td> </tr> <tr> <td>DP(5)/$\overline{\text{TBEN/IRQ5}}$</td> <td>IRQ5</td> <td>DP(5)</td> <td>TBEN</td> <td>EXT_DBG3</td> </tr> <tr> <td>DP(6)/$\overline{\text{CSE(0)/IRQ6}}$</td> <td>IRQ6</td> <td>DP(6)</td> <td>CSE(0)</td> <td>IRQ6</td> </tr> <tr> <td>DP(7)/$\overline{\text{CSE(1)/IRQ7}}$</td> <td>IRQ7</td> <td>DP(7)</td> <td>CSE(1)</td> <td>IRQ7</td> </tr> </tbody> </table>	Pin	DPPC				00	01	10	11	DP(0)/ $\overline{\text{RSRV}}$	—	DP(0)	RSRV	EXT_BR2	DP(1)/ $\overline{\text{IRQ1}}$	IRQ1	DP(1)	IRQ1	EXT_BG2	DP(2)/ $\overline{\text{TLBISYNC/IRQ2}}$	IRQ2	DP(2)	TLBISYNC	EXT_DBG2	DP(3)/ $\overline{\text{IRQ3}}$	IRQ3	DP(3)	CKSTP_OUT	EXT_BR3	DP(4)/ $\overline{\text{IRQ4}}$	IRQ4	DP(4)	CORE_SRE SET	EXT_BG3	DP(5)/ $\overline{\text{TBEN/IRQ5}}$	IRQ5	DP(5)	TBEN	EXT_DBG3	DP(6)/ $\overline{\text{CSE(0)/IRQ6}}$	IRQ6	DP(6)	CSE(0)	IRQ6	DP(7)/ $\overline{\text{CSE(1)/IRQ7}}$	IRQ7	DP(7)	CSE(1)	IRQ7
Pin	DPPC																																																		
	00	01	10	11																																															
DP(0)/ $\overline{\text{RSRV}}$	—	DP(0)	RSRV	EXT_BR2																																															
DP(1)/ $\overline{\text{IRQ1}}$	IRQ1	DP(1)	IRQ1	EXT_BG2																																															
DP(2)/ $\overline{\text{TLBISYNC/IRQ2}}$	IRQ2	DP(2)	TLBISYNC	EXT_DBG2																																															
DP(3)/ $\overline{\text{IRQ3}}$	IRQ3	DP(3)	CKSTP_OUT	EXT_BR3																																															
DP(4)/ $\overline{\text{IRQ4}}$	IRQ4	DP(4)	CORE_SRE SET	EXT_BG3																																															
DP(5)/ $\overline{\text{TBEN/IRQ5}}$	IRQ5	DP(5)	TBEN	EXT_DBG3																																															
DP(6)/ $\overline{\text{CSE(0)/IRQ6}}$	IRQ6	DP(6)	CSE(0)	IRQ6																																															
DP(7)/ $\overline{\text{CSE(1)/IRQ7}}$	IRQ7	DP(7)	CSE(1)	IRQ7																																															
6–7	L2CPC	L2 cache pins configuration. <table border="1" data-bbox="431 1182 1255 1423"> <thead> <tr> <th rowspan="2">Pin</th> <th colspan="3">Multiplexing</th> </tr> <tr> <th>L2CPC = 00</th> <th>L2CPC = 01</th> <th>L2CPC = 10</th> </tr> </thead> <tbody> <tr> <td>$\overline{\text{CI/BADDR(29)/IRQ2}}$</td> <td>CI</td> <td>IRQ2</td> <td>BADDR(29)</td> </tr> <tr> <td>$\overline{\text{WT/BADDR(30)/IRQ3}}$</td> <td>WT</td> <td>IRQ3</td> <td>BADDR(30)</td> </tr> <tr> <td>$\overline{\text{L2_HIT/IRQ4}}$</td> <td>L2_HIT</td> <td>IRQ4</td> <td>—</td> </tr> <tr> <td>$\overline{\text{CPU_BG/BADDR(31)/IRQ5}}$</td> <td>CPU_BG</td> <td>IRQ5</td> <td>BADDR(31)</td> </tr> </tbody> </table>	Pin	Multiplexing			L2CPC = 00	L2CPC = 01	L2CPC = 10	$\overline{\text{CI/BADDR(29)/IRQ2}}$	CI	IRQ2	BADDR(29)	$\overline{\text{WT/BADDR(30)/IRQ3}}$	WT	IRQ3	BADDR(30)	$\overline{\text{L2_HIT/IRQ4}}$	L2_HIT	IRQ4	—	$\overline{\text{CPU_BG/BADDR(31)/IRQ5}}$	CPU_BG	IRQ5	BADDR(31)																										
Pin	Multiplexing																																																		
	L2CPC = 00	L2CPC = 01	L2CPC = 10																																																
$\overline{\text{CI/BADDR(29)/IRQ2}}$	CI	IRQ2	BADDR(29)																																																
$\overline{\text{WT/BADDR(30)/IRQ3}}$	WT	IRQ3	BADDR(30)																																																
$\overline{\text{L2_HIT/IRQ4}}$	L2_HIT	IRQ4	—																																																
$\overline{\text{CPU_BG/BADDR(31)/IRQ5}}$	CPU_BG	IRQ5	BADDR(31)																																																
8–9	LBPC	Local bus pins configuration. Note: LBPC should be programmed only during the hard reset configuration sequence (using the hard reset configuration word). 00 Local bus pins function as local bus 01 Local bus pins function as PCI bus (MPC8250, MPC8265, and MPC8266 only). Reserved on all other devices. 10 Local bus pins function as core pins 11 Reserved																																																	

Table 4-12. SIUMCR Register Field Descriptions (continued)

Bits	Name	Description																																		
10–11	APPC	<p>Address parity pins configuration. Note that during power on reset the MODCK pins are used for PLL configuration. The pin multiplexing indicated in the table applies only to normal operation. Selection between $\overline{\text{IRQ7}}$ and $\overline{\text{INT_OUT}}$ is according to CPU state. If the core is disabled, the pin is $\overline{\text{INT_OUT}}$; otherwise it is $\overline{\text{IRQ7}}$.</p> <table border="1"> <thead> <tr> <th rowspan="2">Pin</th> <th colspan="4">APPC</th> </tr> <tr> <th>00</th> <th>01</th> <th>10</th> <th>11</th> </tr> </thead> <tbody> <tr> <td>MODCK1/AP(1)/TC(0)/BNKSEL(0)</td> <td>TC(0)</td> <td>AP(1)</td> <td>BNKSEL(0)</td> <td>—</td> </tr> <tr> <td>MODCK2/AP(2)/TC(1)/BNKSEL(1)</td> <td>TC(1)</td> <td>AP(2)</td> <td>BNKSEL(1)</td> <td></td> </tr> <tr> <td>MODCK3/AP(3)/TC(2)/BNKSEL(2)</td> <td>TC(2)</td> <td>AP(3)</td> <td>BNKSEL(2)</td> <td></td> </tr> <tr> <td>$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}/\overline{\text{APE}}$</td> <td>$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$</td> <td>APE</td> <td>$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$</td> <td>$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$</td> </tr> <tr> <td>$\overline{\text{CS11}}/\overline{\text{AP(0)}}$</td> <td>CS11</td> <td>AP(0)</td> <td>CS11</td> <td>—</td> </tr> </tbody> </table>	Pin	APPC				00	01	10	11	MODCK1/AP(1)/TC(0)/BNKSEL(0)	TC(0)	AP(1)	BNKSEL(0)	—	MODCK2/AP(2)/TC(1)/BNKSEL(1)	TC(1)	AP(2)	BNKSEL(1)		MODCK3/AP(3)/TC(2)/BNKSEL(2)	TC(2)	AP(3)	BNKSEL(2)		$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}/\overline{\text{APE}}$	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$	APE	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$	$\overline{\text{CS11}}/\overline{\text{AP(0)}}$	CS11	AP(0)	CS11	—
Pin	APPC																																			
	00	01	10	11																																
MODCK1/AP(1)/TC(0)/BNKSEL(0)	TC(0)	AP(1)	BNKSEL(0)	—																																
MODCK2/AP(2)/TC(1)/BNKSEL(1)	TC(1)	AP(2)	BNKSEL(1)																																	
MODCK3/AP(3)/TC(2)/BNKSEL(2)	TC(2)	AP(3)	BNKSEL(2)																																	
$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}/\overline{\text{APE}}$	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$	APE	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$	$\overline{\text{IRQ7}}/\overline{\text{INT_OUT}}$																																
$\overline{\text{CS11}}/\overline{\text{AP(0)}}$	CS11	AP(0)	CS11	—																																
12–13	CS10PC	<p>Chip select 10-pin configuration.</p> <table border="1"> <thead> <tr> <th rowspan="2">Pin</th> <th colspan="3">CS10PC</th> </tr> <tr> <th>00</th> <th>01</th> <th>10</th> </tr> </thead> <tbody> <tr> <td>$\overline{\text{CS10}}/\overline{\text{BCTL1}}$</td> <td>$\overline{\text{CS10}}$</td> <td>$\overline{\text{BCTL1}}$</td> <td>—</td> </tr> </tbody> </table>	Pin	CS10PC			00	01	10	$\overline{\text{CS10}}/\overline{\text{BCTL1}}$	$\overline{\text{CS10}}$	$\overline{\text{BCTL1}}$	—																							
Pin	CS10PC																																			
	00	01	10																																	
$\overline{\text{CS10}}/\overline{\text{BCTL1}}$	$\overline{\text{CS10}}$	$\overline{\text{BCTL1}}$	—																																	
14–15	BCTL0	<p>Configuration for the control lines for external buffers.</p> <p>00 $\overline{\text{BCTL0}}$ is used as $\overline{\text{W/R}}$ control for external buffers. $\overline{\text{BCTL1}}$ is used as $\overline{\text{OE}}$ control for external buffers.</p> <p>01 $\overline{\text{BCTL0}}$ is used as $\overline{\text{W/R}}$ control for external buffers. $\overline{\text{BCTL1}}$ is used as $\overline{\text{OE}}$ control for external buffers.</p> <p>10 $\overline{\text{BCTL0}}$ is used as $\overline{\text{WE}}$ control for external buffers. $\overline{\text{BCTL1}}$ is used as $\overline{\text{RE}}$ control for external buffers.</p> <p>11 Reserved</p>																																		
16-17	MMR	<p>Mask masters requests. In some systems, several bus masters are active during normal operation; only one should be active during boot sequence. The active master, which is the boot device, initializes system memories and devices and enables all other masters. MMR facilitates such a boot scheme by masking the selected master's bus requests. MMR can be configured through the hard reset configuration sequence (see Section 5.4.2, "Hard Reset Configuration Examples"). Typically system configuration identifies only one master is the boot device, which initializes the system and then enables all other devices by writing 00 to MMR.</p> <p>Note: It is not recommended to mask the request of a master which is defined as the parked master in the arbiter, since this cannot prevent this master from getting a bus grant.</p> <p>00 No masking on bus request lines.</p> <p>01 Reserved</p> <p>10 The PowerQUICC II's internal core bus request masked and external bus requests two and three masked (boot master connected to external bus request 1).</p> <p>11 All external bus requests masked (boot master is the PowerQUICC II's internal core).</p>																																		

Table 4-12. SIUMCR Register Field Descriptions (continued)

Bits	Name	Description
18	LPBSE	Local bus parity byte select enable. 0 Parity byte select is disabled. LGPL4 output of UPM is available for memory control. 1 Parity byte select is enabled. LGPL4 pin is used as local bus parity byte select output from the PowerQUICC II.
19–31	—	Reserved, should be cleared.

4.3.2.7 Internal Memory Map Register (IMMR)

The internal memory map register (IMMR), shown in [Figure 4-29](#), contains identification of a specific device as well as the base address for the internal memory map. Software can deduce availability and location of any on-chip system resources from the values in IMMR. PARTNUM and MASKNUM are mask programmed and cannot be changed for any particular device.

	0		14	15
Field	ISB			—
Reset	Depends on reset configuration sequence. See Section 5.4.1, “Hard Reset Configuration Word.”			
R/W	R/W			
Addr	0x0x101A8			
	16	23	24	31
Field	PARTNUM		MASKNUM	
Reset	0x0011 (.29μm Rev A.1); 0x0023 (.29μm Rev B.3); 0x0024 (.29μm Rev C.2); 0x0060 (.25μm Rev A.0)			
R/W	R			
Addr	0x101AA			

Figure 4-29. Internal Memory Map Register (IMMR)

[Table 4-13](#) describes IMMR fields.

Table 4-13. IMMR Field Descriptions

Bits	Name	Description
0–14	ISB	Internal space base. Defines the base address of the internal memory space. The value of ISB is configured at reset to one of eight addresses; it can then be changed to any value by the software. The default is 0, which maps to address 0x0000_0000. (See Section 5.4.1, “Hard Reset Configuration Word.”) ISB defines the 15 msbs of the memory map register base address. IMMR itself is mapped in the internal memory space region. As soon as the ISB is written with a new base address, the IMMR base address is relocated according to the ISB. ISB can be configured to one of eight possible addresses at reset to enable the configuration of multiple-PowerQUICC II systems. The number of programmable bits in this field, and hence the resolution of the location of internal space, depends on the internal memory space of a specific implementation. In the PowerQUICC II, all 15 bits can be programmed. See Chapter 3, “Memory Map,” for details on the device’s internal memory map and to Chapter 5, “Reset,” for the available, default initial values.
15	—	Reserved, should be cleared.
16–23	PARTNUM	Part number. This read-only field is mask-programmed with a code corresponding to the part number of the part on which the SIU is located. It is intended to help factory test and user code which is sensitive to part changes. This changes when the part number changes. For example, it would change if any new module is added or if the size of any memory module is changed. It would not change if the part is changed to fix a bug in an existing module. The PowerQUICC II has an ID of 0x00.
24–31	MASKNUM	Mask number. This read-only field is mask-programmed with a code corresponding to the mask number of the part on which the SIU is located. It is intended to help factory test and user code which is sensitive to part changes. It is programmed in a commonly changed layer and should be changed for all mask set changes.

4.3.2.8 System Protection Control Register (SYPCR)

The system protection control register, shown in [Figure 4-30](#), controls the system monitors, software watchdog period, and bus monitor timing. SYPCR can be read at any time but can be written only once after system reset.

	0											15
Field	SWTC											
Reset	1111_1111_1111_1111											
R/W	R/W											
Addr	0x0x10004											
	16	23	24	25	26	28	29	30	31			
Field	BMT			PBME	LBME	—	SWE	SWRI	SWP			
Reset	1111_1111			0	0	00_0	1	1	1			
R/W	R/W											
Addr	0x10006											

Figure 4-30. System Protection Control Register (SYPCR)

Table 4-14 describes SYPCR fields.

Table 4-14. SYPCR Field Descriptions

Bits	Name	Description
0–15	SWTC	Software watchdog timer count. Contains the count value for the software watchdog timer.
16–23	BMT	Bus monitor timing. Defines the time-out period for the bus monitor, the granularity of this field is 8 bus clocks. (BMT = 0xFF is translated to 0x7f8 clock cycles). BMT is used both in the 60x and local bus monitors. Note that the value 0 is invalid; an error is generated for each bus transaction.
24	PBME	60x bus monitor enable. 0 60x bus monitor is disabled. 1 The 60x bus monitor is enabled.
25	LBME	Local bus monitor enable. 0 Local bus monitor is disabled. 1 The local bus monitor is enabled.
26–28	—	Reserved, should be cleared.
29	SWE	Software watchdog enable. Enables the operation of the software watchdog timer. It should be cleared by software after a system reset to disable the software watchdog timer.
30	SWRI	Software watchdog reset/interrupt select. 0 Software watchdog timer and bus monitor time-out cause a machine check interrupt to the core. 1 Software watchdog timer and bus monitor time-out cause a hard reset (this is the default value after soft reset).
31	SWP	Software watchdog prescale. Controls the divide-by-2,048 software watchdog timer prescaler. 0 The software watchdog timer is not prescaled. 1 The software watchdog timer clock is prescaled.

4.3.2.9 Software Service Register (SWSR)

The software service register (SWSR) is the location to which the software watchdog timer servicing sequence is written. To prevent software watchdog timer time-out, the user should write 0x556C followed by 0xAA39 to this register, which resides at 0x0x1000E. SWSR can be written at any time, but returns all zeros when read.

4.3.2.10 60x Bus Transfer Error Status and Control Register 1 (TESCR1)

The 60x bus transfer error status and control register 1 (TESCR1) is shown in [Figure 4-31](#).

	0	1	2	3	4	5	6	7	9	10	11	15
Field	BM	ISBE	PAR	ECC2	ECC1	WP	EXT	TC	—	—	—	TT
Reset	0000_0000_0000_0000											
R/W	R/W											
Addr	0x0x10040											
	16	17	18	19	20	21	22	23	24			31
Field	—	DMD	—	PCIMCP ¹	DER ²	IRQ0 ²	SWD ²	ADO ²	ECNT			
Reset	0000_0000_0000_0000											
R/W	R/W											
Addr	0x10042											

¹ MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

² Reserved on .25µm (HiP3) Rev A.1 devices.

Note: Bits 0–15 and 19–23 are status bits and are cleared by writing 1s.

Figure 4-31. 60x Bus Transfer Error Status and Control Register 1 (TESCR1)

Table 4-15 describes TESCR1 fields.

Table 4-15. TESCR1 Field Descriptions

Bits	Name	Description
0	BM	60x bus monitor time-out. Set when \overline{TEA} is asserted due to the 60x bus monitor time-out.
1	ISBE	Internal space bus error. Indicates that one of the following occurred: <ul style="list-style-type: none"> \overline{TEA} was asserted due to an error on a transaction to PowerQUICC II's internal memory space An MCP was caused by a parity error on a transaction to PowerQUICC II's internal memory space. Possible only if BCR[SPAR] = 1 (.25µm (HiP4) devices only) . TESCR2[REGS,DPR, LCL, PCI0, PCI1] indicate which of PowerQUICC II's internal slaves caused the error. TESCR2[PCI0, PCI1] are only on the MPC8250, the MPC8265, and the MPC8266.
2	PAR	60x bus parity error. Indicates that an MCP was caused due to one of the following: <ul style="list-style-type: none"> Parity error on 60x bus access controlled by the memory controller. TESCR2[PB] indicates which byte lane caused the error; TESCR2[BNK] indicates which memory controller bank was accessed. Parity error on a transaction to PowerQUICC II's internal memory space. Possible only if BCR[SPAR] = 1 (.25µm (HiP4) devices only).
3	ECC2	Double ECC error. Indicates that MCP was asserted due to double ECC error on the 60x bus. TESCR2[BNK] indicates which memory controller bank was accessed.
4	ECC1	Single ECC error. Indicates that MCP was asserted due to single bit ECC error on the 60x bus. TESCR2[BNK] indicates which memory controller bank was accessed. Single-bit errors are fixed by the ECC logic. However, if the ECC counter (ECNT) has reached its maximum value, all single-bit errors cause the assertion of MCP.
5	WP	Write protect error. Indicates that a write was attempted to a 60x bus memory region that was defined as read-only in the memory controller. Note that this alone does not cause \overline{TEA} assertion. Usually, in this case, the bus monitor will time-out.
6	EXT	External error. Indicates that \overline{TEA} was asserted by an external bus slave.

Table 4-15. TESCRR1 Field Descriptions (continued)

Bits	Name	Description
7–9	TC	Transfer code. Indicates the transfer code of the 60x bus transaction that caused the \overline{TEA} or MCP. See Section 8.4.3.2, “Transfer Code Signals TC[0–2],” for a description of the various transfer codes.
10	—	Reserved, should be cleared.
11–15	TT	Transfer type. These bits indicates the transfer type of the 60x bus transaction that caused the \overline{TEA} or MCP. See Section 8.4.3.1, “Transfer Type Signal (TT[0–4]) Encoding,” for a description of the various transfer types.
16	—	Reserved, should be cleared.
17	DMD	Data errors disable. 0 Errors are enabled. 1 All data errors (parity and single and double ECC errors) on the 60x bus are disabled.
18	—	Reserved, should be cleared.
19	—	All non-PCI devices: Reserved, should be cleared.
	PCIMCP	MPC8250, MPC8265, and MPC8266 only: PCI machine check. Set when a core machine check is asserted from the PCI bridge.
20	—	.29 μ m (HiP3) Rev A.1 devices: Reserved, should be cleared.
	DER	.29 μ m (HiP3) Rev B.3 silicon and forward: Data error. Set when a core machine check is asserted due to ECC or parity errors.
21	—	.29 μ m (HiP3) Rev A.devices: Reserved, should be cleared.
	IRQ0	.29 μ m (HiP3) Rev B.3 silicon and forward: External machine check. Set when a machine check is asserted due to the external machine check pin (IRQ0).
22	—	.29 μ m (HiP3) Rev A.1 devices: Reserved, should be cleared.
	SWD	.29 μ m (HiP3) Rev B.3 silicon and forward: Software watchdog time-out. Indicates that a core machine check was asserted due to a time-out in the software watchdog. See Section 4.1.5, “Software Watchdog Timer.”
23	—	.29 μ m (HiP3) Rev A.1 devices: Reserved, should be cleared.
	ADO	.29 μ m (HiP3) Rev B.3 silicon and forward: 60x bus monitor address-only time-out. Set when a core machine check is asserted due to time-out of the bus monitor in an address only transaction. See Section 4.1.1, “Bus Monitor.”
24–31	ECNT	Single ECC error counter. Indicates the number of single ECC errors that occurred in the system. When the counter reaches its maximum value (255), MCP is asserted for all single ECC errors. This feature gives the system the ability to withstand a few random errors yet react to a catastrophic failure. The user can set a lower threshold to the number of tolerated single ECC errors by writing some value to ECNT. The counter starts from this value instead of zero.

4.3.2.11 60x Bus Transfer Error Status and Control Register 2 (TESCR2)

The 60x bus transfer error status and control register 2 (TESCR2) is shown in [Figure 4-32](#).

	0	1	2	3	4	5	6	7	8		15	
Field	—	REGS	DPR	—	PCI0 ¹	PCI1 ¹	—	LCL			PB	
Reset	0000_0000_0000_0000											
R/W	R/W											
Addr	0x0x10044											
	16									27	28	31
Field	BNK										—	
Reset	0000_0000_0000_0000											
R/W	R/W											
Addr	0x10046											

¹ MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

Note: all bits are status bits and are cleared by writing 1s.

Figure 4-32. 60x Bus Transfer Error Status and Control Register 2 (TESCR2)

The TESCR2 register is described in [Table 4-16](#).

Table 4-16. TESCR2 Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared.
1	REGS	Internal registers error. An error occurred in a transaction to the PowerQUICC II's internal registers.
2	DPR	Dual port ram error. An error occurred in a transaction to the PowerQUICC II's dual-port RAM.
3	—	Reserved, should be cleared.
4	—	Reserved, should be cleared.
	PCI0	MPC8250, MPC8265, and MPC8266 only: PCI memory space 0 error. An error occurred in a transaction to the PCI memory space configured by PCIBR0 and PCIMSK0.
5	—	Reserved, should be cleared.
	PCI1	MPC8250, MPC8265, and MPC8266 only: PCI memory space 1 error. An error occurred in a transaction to the PCI memory space configured by PCIBR1 and PCIMSK1.
6	—	Reserved, should be cleared.
7	LCL	Local bus bridge error. An error occurred in a transaction to the PowerQUICC II's 60x bus to local bus bridge.
8–15	PB	Parity error on byte. There are eight parity error status bits, one per 8-bit lane. A bit is set for the byte that had a parity error.
16–27	BNK	Memory controller bank. There are twelve error status bits, one per memory controller bank. A bit is set for the 60x bus memory controller bank that had an error. Note that this field is invalid if the error was not caused by ECC or parity checks.
28–31	—	Reserved, should be cleared.

4.3.2.12 Local Bus Transfer Error Status and Control Register 1 (L_TESCR1)

The local bus transfer error status and control register 1 (L_TESCR1) is shown in [Figure 4-33](#).

Field	0	1	2	3	4	5	6	7	9	10	11	15	
	BM	—	PAR	—	—	WP	—	—	TC	—	—	TT	
Reset	0000_0000_0000_0000												
R/W	R/W												
Addr	0x0x10048												
Field	16	17	18	19	20	21							31
	—	DMD	—	—	DER ¹	—							—
Reset	0000_0000_0000_0000												
R/W	R/W												
Addr	0x1004A												

¹ .29µm (HiP3) Rev B.3 silicon and forward. Reserved on .29µm Rev A.1 devices.

Note: Bits 0–15 and 19–23 are status bits and are cleared by writing 1s.

Figure 4-33. Local Bus Transfer Error Status and Control Register 1 (L_TESCR1)

The L_TESCR1 register bits are described in [Table 4-17](#).

Table 4-17. L_TESCR1 Field Descriptions

Bits	Name	Description
0	BM	Bus monitor time-out. Indicates that \overline{TEA} was asserted due to the local bus monitor time-out.
1	—	Reserved, should be cleared.
2	PAR	Parity error. Indicates that MCP was asserted due to parity error on the local bus. L_TESCR2[PB] indicates the byte lane that caused the error and L_TESCR2[BNK] indicates which memory controller bank was accessed.
3–4	—	Reserved, should be cleared.
5	WP	Write protect error. Indicates that a write was attempted to a local bus memory region that was defined as read-only in the memory controller. Note that this alone does not cause \overline{TEA} assertion. Usually, in this case, the bus monitor will time-out.
6	—	Reserved, should be cleared.
7–9	TC	Transfer code. Indicates the transfer code of the local bus transaction that caused the \overline{TEA} . 000 60x-local bridge 001 Reserved 010 Local DMA function code 0 011 Local DMA function code 1 1xx Reserved
10	—	Reserved, should be cleared.
11–15	TT	Transfer type. Indicates the transfer type of the local bus transaction that caused the \overline{TEA} . Section 8.4.3.1, “Transfer Type Signal (TT[0–4]) Encoding,” describes the various transfer types.
16	—	Reserved, should be cleared.

Table 4-17. L_TESCR1 Field Descriptions (continued)

Bits	Name	Description
17	DMD	Data errors disable. Setting this bit disables parity errors on the local bus.
18–19	—	Reserved, should be cleared.
20	—	.29µm (HiP3) Rev A.1 silicon: reserved, should be cleared.
	DER	.29µm (HiP3) Rev B.3 silicon and forward: Data error. Set when a core machine check is asserted due to parity errors in the local bus.
21–31	—	Reserved, should be cleared.

4.3.2.13 Local Bus Transfer Error Status and Control Register 2 (L_TESCR2)

The local bus transfer error status and control register 2 (L_TESCR2) is shown in [Figure 4-34](#).

Field	0	11	12	15
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x0x1004C			
Field	16	27	28	31
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x1004E			

Note: all bits are status bits and are cleared by writing 1s.

Figure 4-34. Local Bus Transfer Error Status and Control Register 2 (L_TESCR2)

[Table 4-18](#) describes L_TESCR2 fields.

Table 4-18. L_TESCR2 Field Descriptions

Bits	Name	Description
0–11	—	Reserved, should be cleared.
12–15	PB	Parity error on byte. There are four parity error status bits, one per 8-bit lane. A bit is set for the byte that had a parity error.
16–27	BNK	Memory controller bank. There are twelve error status bits, one per memory controller bank. A bit is set for the local bus memory controller bank that had an error. Note that BNK is invalid if the error was not caused by ECC or PARITY checks.
28–31	—	Reserved, should be cleared.

4.3.2.14 Time Counter Status and Control Register (TMCNTSC)

The time counter status and control register (TMCNTSC), shown in [Figure 4-35](#), is used to enable the different TMCNT functions and for reporting the source of the interrupts. The register can be read at any time. Status bits are cleared by writing ones; writing zeros does not affect the value of a status bit.

Field	0	7	8	9	10	11	12	13	14	15	
	—			SEC	ALR	—		SIE	ALE	TCF	TCE
Reset	0000_0000_0000_0000										
R/W	R/W										
Addr	0x0x10220										

Figure 4-35. Time Counter Status and Control Register (TMCNTSC)

[Table 4-19](#) describes TMCNTSC fields.

Table 4-19. TMCNTSC Field Descriptions

Bits	Name	Description
0–7	—	Reserved, should be cleared.
8	SEC	Once per second interrupt. This status bit is set every second and should be cleared by software.
9	ALR	Alarm interrupt. This status bit is set when the value of the TMCNT is equal to the value programmed in the alarm register.
10–11	—	Reserved, should be cleared.
12	SIE	Second interrupt enable. 0 The time counter does not generate an interrupt when SEC is set. 1 The time counter generates an interrupt when SEC is set.
13	ALE	Alarm interrupt enable. If ALE = 1, the time counter generates an interrupt when ALR is set.
14	TCF	Time counter frequency. The input clock to the time counter may be either 4 MHz or 32 KHz. The user should set the TCF bit according to the frequency of this clock. 0 The input clock to the time counter is 4 MHz. 1 The input clock to the time counter is 32 KHz. See Section 4.1.2, “Timers Clock,” for further details.
15	TCE	Time counter enable. Is not affected by soft or hard reset. 0 The time counter is disabled. 1 The time counter is enabled.

4.3.2.15 Time Counter Register (TMCNT)

The time counter register (TMCNT), shown in [Figure 4-36](#), contains the current value of the time counter. The counter is reset to zero on PORESET reset or hard reset but is not effected by soft reset.

	0	15
Field	TMCNT	
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x0x10224	
	16	31
Field	TMCNT	
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x10226	

Figure 4-36. Time Counter Register (TMCNT)

4.3.2.16 Time Counter Alarm Register (TMCNTAL)

The time counter alarm register (TMCNTAL), shown in [Figure 4-37](#), holds a value (ALARM). When the value of TMCNT equals ALARM, a maskable interrupt is generated.

	0	15
Field	ALARM	
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x0x1022C	
	16	31
Field	ALARM	
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x1222E	

Figure 4-37. Time Counter Alarm Register (TMCNTAL)

[Table 4-20](#) describes TMCNTAL fields.

Table 4-20. TMCNTAL Field Descriptions

Bits	Name	Description
0–31	ALARM	The alarm interrupt is generated when ALARM field matches the corresponding TMCNT bits. The resolution of the alarm is 1 second.

4.3.3 Periodic Interrupt Registers

The periodic interrupt registers are described in the following sections.

4.3.3.1 Periodic Interrupt Status and Control Register (PISCR)

The periodic interrupt status and control register (PISCR), shown in [Figure 4-38](#), contains the interrupt request level and the interrupt status bit. It also contains the controls for the 16 bits to be loaded in a modulus counter.

	0	7	8	9	12	13	14	15	
Field	—			PS	—		PIE	PTF	PTE
Reset	0000_0000_0000_0000								
R/W	R/W								
Addr	0x0x10240								

Figure 4-38. Periodic Interrupt Status and Control Register (PISCR)

[Table 4-21](#) describes PISCR fields.

Table 4-21. PISCR Field Descriptions

Bits	Name	Description
0–7	—	Reserved, should be cleared.
8	PS	Periodic interrupt status. Asserted if the PIT issues an interrupt. The PIT issues an interrupt after the modulus counter counts to zero. The PS bit can be negated by writing a one to PS. A write of zero has no effect on this bit.
9–12	—	Reserved, should be cleared.
13	PIE	Periodic interrupt enable. If PIE = 1, the periodic interrupt timer generates an interrupt when PS = 1.
14	PTF	Periodic interrupt frequency. The input clock to the periodic interrupt timer may be either 4 MHz or 32 KHz. The user should set the PTF bit according to the frequency of this clock. 0 The input clock to the periodic interrupt timer is 4 MHz. 1 The input clock to the periodic interrupt timer is 32 KHz. See Section 4.1.2, “Timers Clock,” for further details
15	PTE	Periodic timer enable. This bit controls the counting of the periodic interrupt timer. When the timer is disabled, it maintains its old value. When the counter is enabled, it continues counting using the previous value. 0 Disable counter. 1 Enable counter

4.3.3.2 Periodic Interrupt Timer Count Register (PITC)

The periodic interrupt timer count register (PITC), shown in [Figure 4-39](#), contains the 16 bits to be loaded in a modulus counter.

	0		15
Field	PITC		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x0x10244		
	16		31
Field	—		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10246		

Figure 4-39. Periodic interrupt Timer Count Register (PITC)

Table 4-22 describes PITC fields.

Table 4-22. PITC Field Descriptions

Bits	Name	Description
0–15	PITC	Periodic interrupt timing count. Bits 0–15 are defined as the PITC, which contains the count for the periodic timer. Setting PITC to 0xFFFF selects the maximum count period.
16–31	—	Reserved, should be cleared.

4.3.3.3 Periodic Interrupt Timer Register (PITR)

The periodic interrupt timer register (PITR), shown in Figure 4-40, is a read-only register that shows the current value in the periodic interrupt down counter. The PITR counter is not affected by reads or writes to it.

	0		15
Field	PIT		
Reset	0000_0000_0000_0000		
R/W	Read Only		
Addr	0x0x10248		
	16		31
Field	—		
Reset	0000_0000_0000_0000		
R/W	Read Only		
Addr	0x1024A		

Figure 4-40. Periodic Interrupt Timer Register (PITR)

Table 4-23 describes PITS fields.

Table 4-23. PITS Field Descriptions

Bits	Name	Description
0–15	PITS	Periodic interrupt timing count. Bits 0–15 are defined as the PIT. It contains the current count remaining for the periodic timer. Writes have no effect on this field.
16–31	—	Reserved, should be cleared.

4.3.4 PCI Control Registers

NOTE

This section applies only to the MPC8250, the MPC8265, and the MPC8266.

Two pairs of registers detect accesses from the 60x bus side to the PCI bridge (other than PCI internal registers accesses). Each pair consists of a PCI base register (PCIBR_x) for comparing addresses and a corresponding PCI mask register (PCIMSK_x).

4.3.4.1 PCI Base Register (PCIBR_x)

Figure 4-41 shows the PCI base register.

	0	15
Field	BA	
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x101AC (PCIBR0); 0x101B0 (PCIBR1)	
	16	31
Field	BA	V
Reset	0000_0000_0000_0000	
R/W	R/W	
Addr	0x101AE (PCIBR0); 0x101B2 (PCIBR1)	

Figure 4-41. PCI Base Registers (PCIBR_x)

Table 4-24 describes PCIBRx fields.

Table 4-24. PCIBRx Field Descriptions

Bits	Name	Description
0–16	BA	Base Address. The upper 17 bits of each base address register are compared to the address on the 60x bus address bus to determine if the access should be claimed by the PCI bridge. Used with PCIMSKx[AM]
17–30	—	Reserved. Should be cleared.
31	V	Valid bit. Indicates that the contents of the PCIBRx and PCIMSKx pairs are valid. 0 This pair is invalid 1 This pair is valid

4.3.4.2 PCI Mask Register (PCIMSKx)

Figure 4-42 shows the PCI mask register.

	0		15
Field	AM		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x101C4 (PCIBR0); 0x101C8 (PCIBR1)		
	16	17	31
Field	AM	—	
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x101C6 (PCIBR0); 0x101CA (PCIBR1)		

Figure 4-42. PCI Mask Register (PCIMSKx)

Table 4-25. describes PCIMSKx fields.

Table 4-25. PCIMSKx Field Descriptions

Bits	Name	Description
31–17	—	Reserved. Should be cleared.
16–0	AM	Address Mask. Masks corresponding PCIBRx bits. 0 Corresponding address bits are masked. 1 Corresponding address bits are compared.

4.4 SIU Pin Multiplexing

Some functions share pins. The actual pinout of the PowerQUICC II is shown in the hardware specifications. The control of the actual functionality used on a specific pin is shown in Table 4-26.

Table 4-26. SIU Pins Multiplexing Control

Pin Name	Pin Configuration Control
<p> $\overline{\text{GBL}}/\text{IRQ1}$ $\overline{\text{CI}}/\text{BADDR29}/\text{IRQ2}$ $\overline{\text{WT}}/\text{BADDR30}/\text{IRQ3}$ $\overline{\text{L2_HIT}}/\text{IRQ4}$ $\overline{\text{CPU_BG}}/\text{BADDR31}/\text{IRQ5}$ $\overline{\text{ABB}}/\text{IRQ2}$ $\overline{\text{DBB}}/\text{IRQ3}$ $\overline{\text{NC}}/\text{DP0}/\text{RSRV}/\text{EXT_BR2}$ $\overline{\text{IRQ1}}/\text{DP1}/\text{EXT_BG2}$ $\overline{\text{IRQ2}}/\text{DP2}/\text{TLBISYNC}/\text{EXT_DBG2}$ $\overline{\text{IRQ3}}/\text{DP3}/\text{CKSTP_OUT}/\text{EXT_BR3}$ $\overline{\text{IRQ4}}/\text{DP4}/\text{CORE_SRESET}/\text{EXT_BG3}$ $\overline{\text{IRQ5}}/\text{DP5}/\text{TBEN}/\text{EXT_DBG3}$ $\overline{\text{IRQ6}}/\text{DP6}/\text{CSE0}$ $\overline{\text{IRQ7}}/\text{DP7}/\text{CSE1}$ $\overline{\text{CS}}[10]/\text{BCTL1}$ $\overline{\text{CS}}[11]/\text{AP}[0]$ $\overline{\text{PCI_PAR}}/\text{L_A14}$ $\overline{\text{SMI}}/\text{PCI_FRAME}/\text{L_A15}$ $\overline{\text{PCI_TRDY}}/\text{L_A16}$ $\overline{\text{CKSTOP_OUT}}/\text{PCI_IRDY}/\text{L_A17}$ $\overline{\text{PCI_STOP}}/\text{L_A18}$ $\overline{\text{PCI_DEVSEL}}/\text{L_A19}$ $\overline{\text{PCI_IDSEL}}/\text{L_A20}$ $\overline{\text{PCI_PERR}}/\text{L_A21}$ $\overline{\text{PCI_SERR}}/\text{L_A22}$ $\overline{\text{PCI_REQ0}}/\text{L_A23}$ $\overline{\text{PCI_REQ1}}/\text{L_A24}$ $\overline{\text{PCI_GNT0}}/\text{L_A25}$ $\overline{\text{PCI_GNT1}}/\text{L_A26}$ $\overline{\text{PCI_CLK}}/\text{L_A27}$ $\overline{\text{CORE_SRESET}}/\text{PCI_RST}/\text{L_A28}$ $\overline{\text{PCI_INTA}}/\text{L_A29}$ $\overline{\text{PCI_REQ2}}/\text{L_A30}$ $\overline{\text{AD}}[0-31]/\text{LCL_D}[0-31]$ $\overline{\text{C}}/\text{BE}[0-3]/\text{LCL_DP}[0-3]$ $\overline{\text{BNKSEL}}[0]/\text{TC}[0]/\text{AP}[1]/\text{MODCK1}$ $\overline{\text{BNKSEL}}[1]/\text{TC}[1]/\text{AP}[2]/\text{MODCK2}$ $\overline{\text{BNKSEL}}[2]/\text{TC}[2]/\text{AP}[3]/\text{MODCK3}$ </p>	<p>Controlled by SIUMCR programming see Section 4.3.2.6, "SIU Module Configuration Register (SIUMCR)", for more details.</p>
<p> $\overline{\text{PWE}}[0-7]/\overline{\text{PSDDQM}}[0-7]/\overline{\text{PBS}}[0-7]$ $\overline{\text{PSDA10}}/\text{PGPL0}$ $\overline{\text{PSDWE}}/\text{PGPL1}$ $\overline{\text{POE}}/\overline{\text{PSDRAS}}/\text{PGPL2}$ $\overline{\text{PSDCAS}}/\text{PGPL3}$ $\overline{\text{PGTA}}/\overline{\text{PUPMWAIT}}/\text{PGPL4}/\overline{\text{PPBS}}$ $\overline{\text{PSDAMUX}}/\text{PGPL5}$ $\overline{\text{LBS}}[0-3]/\overline{\text{LSDDQM}}[0-3]/\overline{\text{LWE}}[0-3]$ $\overline{\text{LGPL0}}/\overline{\text{LSDA10}}$ $\overline{\text{LGPL1}}/\overline{\text{LSDWE}}$ $\overline{\text{LGPL2}}/\overline{\text{LSDRAS}}/\overline{\text{LOE}}$ $\overline{\text{LGPL3}}/\overline{\text{LSDCAS}}$ $\overline{\text{LPBS}}/\overline{\text{LGPL4}}/\overline{\text{LUPMWAIT}}/\overline{\text{LGTA}}$ $\overline{\text{LGPL5}}/\overline{\text{LSDAMUX}}$ </p>	<p>Controlled dynamically according to the specific memory controller machine that handles the current bus transaction.</p>

Chapter 5

Reset

The PowerQUICC II has several inputs to the reset logic:

- Power-on reset ($\overline{\text{PORESET}}$)
- External hard reset ($\overline{\text{HRESET}}$)
- External soft reset ($\overline{\text{SRESET}}$)
- Software watchdog reset
- Bus monitor reset
- Checkstop reset
- JTAG reset

All of these reset sources are fed into the reset controller and, depending on the source of the reset, different actions are taken. The reset status register, described in [Section 5.2, “Reset Status Register \(RSR\),”](#) indicates the last sources to cause a reset.

5.1 Reset Causes

[Table 5-1](#) describes reset causes.

Table 5-1. Reset Causes

Name	Description
Power-on reset ($\overline{\text{PORESET}}$)	Input pin. Asserting this pin initiates the power-on reset flow that resets all the chip and configures various attributes of the chip including its clock mode.
Hard reset ($\overline{\text{HRESET}}$)	This is a bidirectional I/O pin. The PowerQUICC II can detect an external assertion of $\overline{\text{HRESET}}$ only if it occurs while the PowerQUICC II is not asserting reset. During $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$ is asserted. $\overline{\text{HRESET}}$ is an open-collector pin.
Soft reset ($\overline{\text{SRESET}}$)	Bidirectional I/O pin. The PowerQUICC II can only detect an external assertion of $\overline{\text{SRESET}}$ if it occurs while the PowerQUICC II is not asserting reset. $\overline{\text{SRESET}}$ is an open-drain pin.
Software watchdog reset	After the PowerQUICC II's watchdog counts to zero, a software watchdog reset is signaled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	After the PowerQUICC II's bus monitor counts to zero, a bus monitor reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
Checkstop reset	If the core enters checkstop state and the checkstop reset is enabled ($\text{RMR}[\text{CSRE}] = 1$), the checkstop reset is asserted. The enabled checkstop event then generates an internal hard reset sequence.
JTAG reset	When JTAG logic asserts the JTAG soft reset signal, an internal soft reset sequence is generated.

5.1.1 Reset Actions

The reset block has a reset control logic that determines the cause of reset, synchronizes it if necessary, and resets the appropriate logic modules. The memory controller, system protection logic, interrupt controller, and parallel I/O pins are initialized only on hard reset. Soft reset initializes the internal logic while maintaining the system configuration. Because there is no soft nor hard reset in the 603e core, asserting external SRESET generates a reset to the 603e core and a soft reset to the remainder of the device. The impact on the given application is the reset to the core resets the MSR[IP] to the value in the HRCW[CIP], see [Table 5-7](#).

[Table 5-2](#) identifies reset actions for each reset source.

Table 5-2. Reset Actions for Each Reset Source

Reset Source	Reset Logic and PLL States Reset	System Configuration Sampled	Clock Module Reset	$\overline{\text{HRESET}}$ Driven	Other Internal Logic Reset ¹	$\overline{\text{SRESET}}$ Driven	Core Reset
Power-on reset	Yes	Yes	Yes	Yes	Yes	Yes	Yes
External hard reset Software watchdog Bus monitor Checkstop	No	Yes	Yes	Yes	Yes	Yes	Yes
JTAG reset External soft reset	No	No	No	No	Yes	Yes	Yes

¹ Includes all other CPM and core logic not explicitly noted elsewhere in the table.

5.1.2 Power-On Reset Flow

Assertion of the $\overline{\text{PORESET}}$ external pin initiates the power-on reset flow. $\overline{\text{PORESET}}$ should be asserted externally for at least 16 input clock cycles after external power to the chip reaches at least 2/3 Vcc. The value driven on $\overline{\text{RSTCONF}}$ while $\overline{\text{PORESET}}$ changes from assertion to negation determines the chip configuration. If $\overline{\text{RSTCONF}}$ is negated (driven high) while $\overline{\text{PORESET}}$ changes, the chip acts as a configuration slave. If $\overline{\text{RSTCONF}}$ is asserted while $\overline{\text{PORESET}}$ changes, the chip acts as a configuration master. [Section 5.4, “Reset Configuration,”](#) explains the configuration sequence and the terms ‘configuration master’ and ‘configuration slave.’

Directly after the negation of $\overline{\text{PORESET}}$ and choice of the reset operation mode as configuration master or configuration slave, the PowerQUICC II starts the configuration process. The PowerQUICC II asserts $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ throughout the power-on reset process, including configuration. Configuration takes 1,024 CLOCKIN cycles, after which MODCK[1–3] are sampled to determine the chips working mode. Next the PowerQUICC II halts until the main PLL locks. As described in [Section 10.2, “Clock Configuration,”](#) the main PLL locks according to MODCK[1–3], which are sampled, and to MODCK_HI (MODCK[4–7]) taken from the reset configuration word. The main PLL lock can take up to 200 μs depending on the specific chip. During this time $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ are asserted. When the main PLL is locked, the clock block starts distributing clock signals in the chip. $\overline{\text{HRESET}}$ remains asserted for another 512 clocks and is then released. The $\overline{\text{SRESET}}$ is released three clocks later.

Figure 5-4 shows the power-on reset flow.




Figure 5-1. Power-on Reset Flow

5.1.3 $\overline{\text{HRESET}}$ Flow

The $\overline{\text{HRESET}}$ flow may be initiated externally by asserting $\overline{\text{HRESET}}$ or internally when the chip detects a reason to assert $\overline{\text{HRESET}}$. In both cases the chip continues asserting $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ throughout the $\overline{\text{HRESET}}$ flow. The $\overline{\text{HRESET}}$ flow begins with the hard reset configuration sequence, which configures the chip as explained in Section 5.4, “Reset Configuration.” After the chip asserts $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ for 1,024 input clock cycles, it releases both signals and exits the $\overline{\text{HRESET}}$ flow. An external pull-up resistor should negate the signals. After negation is detected, a 16-cycle period is taken before testing the presence of an external (hard/soft) reset.

5.1.4 $\overline{\text{SRESET}}$ Flow

The $\overline{\text{SRESET}}$ flow may be initiated externally by asserting $\overline{\text{SRESET}}$ or internally when the chip detects a cause to assert $\overline{\text{SRESET}}$. In both cases the chip asserts $\overline{\text{SRESET}}$ for 512 input clock cycles, after which the chip releases $\overline{\text{SRESET}}$ and exits the $\overline{\text{SRESET}}$ flow. An external pull-up resistor should negate $\overline{\text{SRESET}}$; after negation is detected, a 16-cycle period is taken before testing the presence of an external (hard/soft) reset. While $\overline{\text{SRESET}}$ is asserted, internal hardware is reset but hard reset configuration does not change.

5.2 Reset Status Register (RSR)

The reset status register (RSR), shown in [Figure 5-2](#), is memory-mapped into the PowerQUICC II's SIU register map.

	0							15
Field	—							
R/W	R/W							
Reset	0000_0000_0000_0000							
Addr	0x10C90							
	16	25	26	27	28	29	30	31
Field	—		JTRS	CSRS	SWRS	BMRS	ESRS	EHRS
R/W	R/W							
Reset	0000_0000_0000_0011							
Addr	0x10C92							

Figure 5-2. Reset Status Register (RSR)

[Table 5-3](#) describes RSR fields.

Table 5-3. RSR Field Descriptions

Bits	Name	Function
0–25	—	Reserved, should be cleared.
26	JTRS	JTAG reset status. When the JTAG reset request is set, JTRS is set and remains set until software clears it. JTRS is cleared by writing a 1 to it (writing zero has no effect). 0 No JTAG reset event occurred 1 A JTAG reset event occurred
27	CSRS	Check stop reset status. When the core enters a checkstop state and the checkstop reset is enabled by the RMR[CSRE], CSRS is set and it remains set until software clears it. CSRS is cleared by writing a 1 to it (writing zero has no effect). 0 No enabled checkstop reset event occurred 1 An enabled checkstop reset event occurred
28	SWRS	Software watchdog reset status. When a software watchdog expire event (which causes a reset) is detected, the SWRS bit is set and remains that way until the software clears it. SWRS is cleared by writing a 1 to it (writing zero has no effect). 0 No software watchdog reset event occurred 1 A software watchdog reset event has occurred
29	BMRS	Bus monitor reset status. When a bus monitor expire event (which causes a reset) is detected, BMRS is set and remains set until the software clears it. BMRS can be cleared by writing a 1 to it (writing zero has no effect). 0 No bus monitor reset event has occurred 1 A bus monitor reset event has occurred

Table 5-3. RSR Field Descriptions (continued)

Bits	Name	Function
30	ESRS	External soft reset status. When an external soft reset event is detected, ESRS is set and it remains that way until software clears it. ESRS is cleared by writing a 1 to it (writing zero has no effect). 0 No external soft reset event has occurred 1 An external soft reset event has occurred
31	EHRS	External hard reset status. When an external hard reset event is detected, EHRS is set and it remains set until software clears it. EHRS is cleared by writing a 1 (writing zero has no effect). 0 No external hard reset event has occurred 1 An external hard reset event has occurred

NOTE

The Reset Status Register accumulates reset events. For example, because software watchdog expiration results in a hard reset, which in turn results in a soft reset, RSR[SWRS], RSR[ESRS] and RSR[EHRS] are all set after a software watchdog reset.

5.3 Reset Mode Register (RMR)

The reset mode register (RMR), shown in [Figure 5-3](#), is memory-mapped into the SIU register map.

	0	15
Field	—	
R/W	R/W	
Reset	0000_0000_0000_0000	
Addr	0x10C94	
	16	30 31
Field	—	CSRE
R/W	R/W	
Reset	0000_0000_0000_0000	
Addr	0x10C96	

Figure 5-3. Reset Mode Register (RMR)

[Table 5-4](#) describes RMR fields.

Table 5-4. RMR Field Descriptions

Bits	Name	Function
0–30	—	Reserved, should be cleared.
31	CSRE	<p>Checkstop reset enable. The core can enter checkstop mode as the result of several exception conditions. Setting CSRE configures the chip to perform a hard reset sequence whenever the core enters checkstop state.</p> <p>0 Reset not generated when core enters checkstop state. 1 Reset generated when core enters checkstop state.</p> <p>Note: When the core is disabled, CSRE must be cleared.</p>

5.4 Reset Configuration

Various features may be configured during hard reset or power-on reset. For example, one configurable feature is core disable, which can be used to configure a system that uses two PowerQUICC IIs, one a slave device and the other a the host with an active core. Most configurable features are reconfigured whenever $\overline{\text{HRESET}}$ is asserted. However, the clock mode is configured only when $\overline{\text{PORESET}}$ is asserted.

The 32-bit hard reset configuration word is described in [Section 5.4.1, “Hard Reset Configuration Word.”](#) The reset configuration sequence is designed to support a system that uses up to eight PowerQUICC II chips, each configured differently. It needs no additional glue logic for reset configuration.

The description below explains the operation of this sequence with regard to a multiple-PowerQUICC II system. This and other simpler systems are described in [Section 5.4.2, “Hard Reset Configuration Examples.”](#) In a typical multi-PowerQUICC II system, one PowerQUICC II should act as the configuration master while all other PowerQUICC IIs should act as configuration slaves. The configuration master in the system typically reads the various configuration words from EPROM in the system and uses them to configure itself as well as the configuration slaves. How the PowerQUICC II acts during reset configuration is determined by the value of the $\overline{\text{RSTCONF}}$ input while $\overline{\text{PORESET}}$ changes from assertion to negation. If $\overline{\text{RSTCONF}}$ is asserted while $\overline{\text{PORESET}}$ changes, PowerQUICC II is a configuration master; otherwise, it is a slave.

In a typical multiple-PowerQUICC II system, $\overline{\text{RSTCONF}}$ input of the configuration master should be hard wired to ground, while $\overline{\text{RSTCONF}}$ inputs of other chips should be connected to the high-order address bits of the configuration master, as described in [Table 5-5](#).

Table 5-5. RSTCONF Connections in Multiple-PowerQUICC II Systems

Configured Device	$\overline{\text{RSTCONF}}$ Connection
Configuration master	GND
First configuration slave	A0
Second configuration slave	A1
Third configuration slave	A2
Fourth configuration slave	A3
Fifth configuration slave	A4

Table 5-5. RSTCONF Connections in Multiple-PowerQUICC II Systems (continued)

Configured Device	$\overline{\text{RSTCONF}}$ Connection
Sixth configuration slave	A5
Seventh configuration slave	A6

The configuration words for all PowerQUICC IIs are assumed to reside in an EPROM connected to $\overline{\text{CS0}}$ of the configuration master. Because the port size of this EPROM is not known to the configuration master, before reading the configuration words, the configuration master reads all configuration words byte-by-byte only from locations that are independent of port size.

Table 5-6. shows addresses that should be used to configure the various PowerQUICC IIs. Byte addresses that do not appear in this table have no effect on the configuration of the PowerQUICC II chips. The values of the bytes in Table 5-6 are always read on byte lane D[0–7] regardless of the port size

Table 5-6. Configuration EPROM Addresses

Configured Device	Byte 0 Address	Byte 1 Address	Byte 2 Address	Byte 3 Address
Configuration master	0x00	0x08	0x10	0x18
First configuration slave	0x20	0x28	0x30	0x38
Second configuration slave	0x40	0x48	0x50	0x58
Third configuration slave	0x60	0x68	0x70	0x78
Fourth configuration slave	0x80	0x88	0x90	0x98
Fifth configuration slave	0xA0	0xA8	0xB0	0xB8
Sixth configuration slave	0xC0	0xC8	0xD0	0xD8
Seventh configuration slave	0xE0	0xE8	0xF0	0xF8

The configuration master first reads a value from address 0x00 then reads a value from addresses 0x08, 0x10, and 0x18. These four bytes are used to form the configuration word of the configuration master, which then proceeds reading the bytes that form the configuration word of the first slave device. The configuration master drives the whole configuration word on D[0–31] and toggles its A0 address line. Each configuration slave uses its $\overline{\text{RSTCONF}}$ input as a strobe for latching the configuration word during $\overline{\text{HRESET}}$ assertion time. Thus, the first configuration slave whose $\overline{\text{RSTCONF}}$ input is connected to configuration master's A0 output latches the word driven on D[0–31] as its configuration word. In this way the configuration master continues to configure all PowerQUICC II chips in the system. The configuration master always reads eight configuration words regardless of the number of PowerQUICC II parts in the system. In a simple system that uses one stand-alone PowerQUICC II, it is possible to use the default hard reset configuration word (all zeros). This is done by tying $\overline{\text{RSTCONF}}$ input to VCC. Another scenario may be a system which has no boot EPROM. In this case the user can configure the PowerQUICC II as a configuration slave by driving $\overline{\text{RSTCONF}}$ to 1 during $\overline{\text{PORESET}}$ assertion and then applying a negative pulse on $\overline{\text{RSTCONF}}$ and an appropriate configuration word on D[0–31]. In such a system, asserting $\overline{\text{HRESET}}$ in the middle of operation causes the PowerQUICC II to return to the configuration programmed after $\overline{\text{PORESET}}$ assertion (not the default configuration represented by configuration word of all zeros).

5.4.1 Hard Reset Configuration Word

The contents of the hard reset configuration word are shown in [Figure 5-4](#).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15
Field	EARB	EXMC	CDIS	EBM	BPS	CIP	ISPS	L2CPC	DPPC		—	ISB			
Reset	0000_0000_0000_0000														
	16	17	18	19	20	21	22	23	24	25	26	27	28	31	
Field	BMS	BBD	MMR	LBPC	APPC	CS10PC	ALD_EN ¹	—	MODCK_H						
Reset	0000_0000_0000_0000														

¹ MPC8250, MPC8265, and MPC8266 only. Reserved on all other devices.

Figure 5-4. Hard Reset Configuration Word

[Table 5-7](#) describes hard reset configuration word fields.

Table 5-7. Hard Reset Configuration Word Field Descriptions

Bits	Name	Description
0	EARB ¹	External arbitration. Defines the initial value for ACR[EARB]. If EARB = 1, external arbitration is assumed. See Section 4.3.2.2, “60x Bus Arbiter Configuration Register (PPC_ACR).”
1	EXMC	External MEMC. Defines the initial value of BR0[EMEMC]. If EXMC = 1, an external memory controller is assumed. See Section 11.3.1, “Base Registers (BRx).”
2	CDIS ¹	Core disable. Defines the initial value for the SIUMCR[CDIS]. 0 The core is active. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).” 1 The core is disabled. In this mode the PowerQUICC II functions as a slave.
3	EBM ¹	External bus mode. Defines the initial value of BCR[EBM]. See Section 4.3.2.1, “Bus Configuration Register (BCR).”
4–5	BPS	Boot port size. Defines the initial value of BR0[PS], the port size for memory controller bank 0. 00 64-bit port size 01 8-bit port size 10 16-bit port size 11 32-bit port size See Section 11.3.1, “Base Registers (BRx).”
6	CIP ¹	Core initial prefix. Defines the initial value of MSR[IP]. Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, <i>nnnn</i> is the offset of the exception vector. 0 MSR[IP] = 1 (default). Exceptions are vectored to the physical address 0xFFFFn_nnnn 1 MSR[IP] = 0 Exceptions are vectored to the physical address 0x000n_nnnn.
7	ISPS ¹	Internal space port size. Defines the initial value of BCR[ISPS]. Setting ISPS configures the PowerQUICC II to respond to accesses from a 32-bit external master to its internal space. See Section 4.3.2.1, “Bus Configuration Register (BCR).”
8–9	L2CPC ¹	L2 cache pins configuration. Defines the initial value of SIUMCR[L2CPC]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).”
10–11	DPPC ¹	Data parity pin configuration. Defines the initial value of SIUMCR[DPPC]. For more details refer to Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).”
12	—	Reserved, should be cleared.

Table 5-7. Hard Reset Configuration Word Field Descriptions (continued)

Bits	Name	Description
13–15	ISB	Initial internal space base select. Defines the initial value of IMMR[0–14] and determines the base address of the internal memory space. 000 0x0000_0000 001 0x00F0_0000 010 0x0F00_0000 011 0x0FF0_0000 100 0xF000_0000 101 0xF0F0_0000 110 0xFF00_0000 111 0xFFFF_0000 See Section 4.3.2.7, “Internal Memory Map Register (IMMR).”
16	BMS	Boot memory space. Defines the initial value for BR0[BA]. There are two possible boot memory regions: HIMEM and LOMEM. 0 0xFE00_0000—0xFFFF_FFFF 1 0x0000_0000—0x01FF_FFFF See Section 11.3.1, “Base Registers (BRx).”
17	BBD ¹	Bus busy disable. Defines the initial value of SIUMCR[BBD]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).”
18–19	MMR	Mask masters requests. Defines the initial value of SIUMCR[MMR]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).”
20–21	LBPC ¹	Local bus pin configuration. Defines the value of SIUMCR[LBPC]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).” 00 Local bus pins function as local bus 01 Local bus pins function as PCI bus (MPC8250, MPC8265, and MPC8266 only) 10 Local bus pins function as core pins 11 Reserved
22–23	APPC ¹	Address parity pin configuration. Defines the initial value of SIUMCR[APPC]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).”
24–25	CS10PC ¹	CS10 pin configuration. Defines the initial value of SIUMCR[CS10PC]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR).” Note: During the reset configuration sequence, the BCTL1/CS10 pin toggles like \overline{POE} of the 60x bus GPCM, regardless of the configuration of the reset configuration word. After the reset configuration sequence, the BCTL1/CS10 pin behaves according to the configuration of SIUMCR[CS10PC].
26	—	Reserved, should be cleared.
	ALD_EN	MPC8250, MPC8265, and MPC8266 only: CP auto load enable. Allows the CP to automatically load the essential PCI configuration registers from the EEPROM during reset. 0 CP auto load is disabled. 1 CP auto load is enabled.
27	—	Reserved, should be cleared.
28–31	MODCK_H	High-order bits of the MODCK bus, which determine the clock reset configuration. See Chapter 10, “Clocks and Power Control,” for details. (Note: MPC8250, MPC8265, and MPC8266 only: If the device is configured to PCI mode (PCI_MODE is driven low), this field has no effect and the value for MODCK_H is loaded directly from the MODCK_H pins. Note that the value of the MODCK_H bits are derived from the dedicated PCI_MODCK_H[0:3] pins when operating in PCI mode.

- ¹ The user should exercise caution when changing this bit. This bit has an immediate effect on the external bus and may result in unstable system operation.

5.4.2 Hard Reset Configuration Examples

This section presents some examples of hard reset configurations in different systems.

5.4.2.1 Single PowerQUICC II with Default Configuration

This is the simplest configuration scenario. It can be used if the default values achieved by clearing the hard reset configuration word are desired. This is applicable only for systems using single-PowerQUICC II bus mode (as opposed to 60x bus mode). To enter this mode, tie $\overline{\text{RSTCONF}}$ to V_{CC} as shown in Figure 5-5. The PowerQUICC II does not access the boot EPROM; it is assumed that the default configuration is used upon exiting hard reset.




Figure 5-5. Single Chip with Default Configuration

5.4.2.2 Single PowerQUICC II Configured from Boot EPROM

For a configuration that differs from the default, the PowerQUICC II can be used as a configuration master by tying $\overline{\text{RSTCONF}}$ to GND as shown in Figure 5-6. The PowerQUICC II can access the boot EPROM. It is assumed the configuration is as defined there upon exiting hard reset.




Figure 5-6. Configuring a Single Chip from EPROM

5.4.2.3 Multiple PowerQUICC IIs Configured from Boot EPROM

For a complex system with multiple PowerQUICC II devices that may each be configured differently, configuration is done by assigning one configuration master and multiple configuration slaves. The PowerQUICC II that controls the boot EPROM should be the configuration master— $\overline{\text{RSTCONF}}$ tied to GND. The $\overline{\text{RSTCONF}}$ inputs of the other PowerQUICC II devices are tied to the address bus lines, thus assigning them as configuration slaves. See [Figure 5-7](#).




Figure 5-7. Configuring Multiple Chips

In this system, the configuration master initially reads its own configuration word. It then reads other configuration words and drives them to the configuration slaves by asserting $\overline{\text{RSTCONF}}$. As [Figure 5-7](#)

shows, this complex configuration is done without additional glue logic. The configuration master controls the whole process by asserting the EPROM control signals and the system's address signals as needed.

5.4.2.4 Multiple PowerQUICC IIs in a System with No EPROM

In some cases, the configuration master capabilities of the PowerQUICC II cannot be used. This can happen for example if there is no boot EPROM in the system or the boot EPROM is not controlled by an PowerQUICC II.

If this occurs, the user must do one of the following:

- Accept the default configuration,
- Emulate the configuration master actions in external logic (where the PowerQUICC II is a configuration slave).
- The external hardware should be connected to all $\overline{\text{RSTCONF}}$ pins of the different devices and to the upper 32 bits of the data bus. During $\overline{\text{PORESET}}$, the rising edge the external hardware should negate all $\overline{\text{RSTCONF}}$ inputs to put all of the devices in their configuration slave mode. For 1,024 clocks after $\overline{\text{PORESET}}$ negation, the external hardware can configure the different devices by driving appropriate configuration words on the data bus and asserting $\overline{\text{RSTCONF}}$ for each device to strobe the data being received.

Reset

Part III

The Hardware Interface

Intended Audience

Part III is intended for system designers who need to understand how each PowerQUICC II signal works and how those signals interact.

Contents

Part III describes external signals, clocking, memory control, and power management of the PowerQUICC II.

It contains the following chapters:

- [Chapter 6, “External Signals,”](#) shows a functional pinout of the PowerQUICC II and describes the PowerQUICC II signals.
- [Chapter 7, “60x Signals,”](#) describes signals on the 60x bus.
- [Chapter 8, “The 60x Bus,”](#) describes the operation of the bus used by PowerPC processors.
- [Chapter 10, “Clocks and Power Control,”](#) describes the clocking architecture of the PowerQUICC II.
- [Chapter 9, “PCI Bridge,”](#) describes how the PCI bridge enables the PowerQUICC II to gluelessly bridge PCI agents to a host processor that implements the PowerPC architecture and how it is compliant with PCI Specification Revision 2.2.
- [Chapter 11, “Memory Controller,”](#) describes the memory controller, which controlling a maximum of eight memory banks shared between a general-purpose chip-select machine (GPCM) and three user-programmable machines (UPMs).
- [Chapter 12, “Secondary \(L2\) Cache Support,”](#) provides information about implementation and configuration of a level-2 cache.
- [Chapter 13, “IEEE 1149.1 Test Access Port,”](#) describes the dedicated user-accessible test access port (TAP), which is fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as general information about the PowerPC architecture.

MPC82xx Documentation

Supporting documentation for the PowerQUICC II can be accessed through the world-wide web at www.freescale.com. This documentation includes technical specifications, reference materials, and detailed applications notes.

Conventions

This document uses the following notational conventions:

Bold	Bold entries in figures and tables showing registers and parameter RAM should be initialized by the user.
mnemonics	Instruction mnemonics are shown in lowercase bold.
<i>italics</i>	Italics indicate variable command parameters, for example, bcctrx . Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
REG[FIELD]	Abbreviations or acronyms for registers or buffer descriptors are shown in uppercase text. Specific bits, fields, or numerical ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.
x	In certain contexts, such as in a signal encoding or a bit field, indicates a don't care.
<i>n</i>	Indicates an undefined numerical value
¬	NOT logical operator
&	AND logical operator
	OR logical operator

Acronyms and Abbreviations

Table i contains acronyms and abbreviations used in this document. Note that the meanings for some acronyms (such as SDR1 and DSISR) are historical, and the words for which an acronym stands may not be intuitively obvious.

Table III-1. Acronyms and Abbreviated Terms

Term	Meaning
BD	Buffer descriptor
BIST	Built-in self test
BRI	Basic rate interface
CAM	Content-addressable memory

Table III-1. Acronyms and Abbreviated Terms (continued)

Term	Meaning
CPM	Communications processor module
CRC	Cyclic redundancy check
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
DSISR	Register used for determining the source of a DSI exception
EA	Effective address
EEST	Enhanced Ethernet serial transceiver
GCI	General circuit interface
GPCM	General-purpose chip-select machine
HDLC	High-level data link control
I ² C	Inter-integrated circuit
IDL	Inter-chip digital link
IEEE	Institute of Electrical and Electronics Engineers
IrDA	Infrared Data Association
ISDN	Integrated services digital network
JTAG	Joint Test Action Group
LIFO	Last-in-first-out
LRU	Least recently used
LSB	Least-significant byte
lsb	Least-significant bit
LSU	Load/store unit
MAC	Multiply accumulate
MMU	Memory management unit
MSB	Most-significant byte
msb	Most-significant bit
MSR	Machine state register
NMSI	Nonmultiplexed serial interface
OSI	Open systems interconnection
PCI	Peripheral component interconnect
PCMCIA	Personal Computer Memory Card International Association

Table III-1. Acronyms and Abbreviated Terms (continued)

Term	Meaning
PRI	Primary rate interface
Rx	Receive
SCC	Serial communications controller
SCP	Serial control port
SDLC	Synchronous data link control
SDMA	Serial DMA
SI	Serial interface
SIU	System interface unit
SMC	Serial management controller
SNA	Systems network architecture.
SPI	Serial peripheral interface
SPR	Special-purpose register
SRAM	Static random access memory
TDM	Time-division multiplexed
TLB	Translation lookaside buffer
TSA	Time-slot assigner
Tx	Transmit
UART	Universal asynchronous receiver/transmitter
UISA	User instruction set architecture
UPM	User-programmable machine
USART	Universal synchronous/asynchronous receiver/transmitter

Chapter 6

External Signals

This chapter describes the external signals. A more detailed description of 60x bus signals is provided in [Chapter 8, “The 60x Bus.”](#)

6.1 Functional Pinout

[Figure 6-1](#) shows PowerQUICC II signals grouped by function. Note that many signals are multiplexed and this figure does not indicate how these signals are multiplexed.

NOTE

A bar over a signal name indicates that the signal is active low—for example, \overline{BB} (bus busy). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active low, such as TSIZ[0–1] (transfer size signals) are referred to as asserted when they are high and negated when they are low.

External Signals

VCCSYN/GNDSYN/VCCSYN1/VDDH/ VDD/VSS	100		32	A[0-31]	
PCI_PAR ¹ /L_A14	1	LOCAL BUS	5	TT[0-4]	
SMI/PCI_FRAME ¹ /L_A15	1		4	TSIZ[0-3]	
PCI_TRDY ¹ /L_A16	1		1	TBST	
CKSTOP_OUT/PCI_IRDY ¹ /L_A17	1		1	GBL/IRQ1	
PCI_STOP ¹ /L_A18	1		1	CI/BADDR29/IRQ2	
PCI_DEVSEL ¹ /L_A19	1		1	WT/BADDR30/IRQ3	
PCI_IDSEL ¹ /L_A20	1		1	L2_HIT/IRQ4	
PCI_PERR ¹ /L_A21	1		1	CPU_BG/BADDR31/IRQ5	
PCI_SERR ¹ /L_A22	1		1	CPU_DBG	
PCI_REQ0 ¹ /L_A23	1		1	CPU_BR	
CPCI_HS_ES ¹ /PCI_REQ1 ¹ /L_A24	1		1	BR	
PCI_GNT0 ¹ /L_A25	1		1	BG	
CPCI_HS_LED ¹ /PCI_GNT1 ¹ /L_A26	1		1	ABB/IRQ2	
CPCI_HS_ENUM ¹ /GNT2 ¹ /L_A27	1		1	TS	
CORE_SRESET/PCI_RST ¹ /L_A28	1		1	AACK	
PCI_INTA ¹ /L_A29	1		1	ARTRY	
PCI_REQ2 ¹ /L_A30	1		1	DBG	
DLLOUT ¹ /L_A31	1		1	DBB/IRQ3	
PCI_AD[31:0] ¹ /LCL_D[0-31]	32		60X BUS	64	D[0-63]
PCI_C/BE[3:0] ¹ /LCL_DP[0-3]	4			1	NC/DP0/RSRV/EXT_BR2
				1	IRQ1/DP1/EXT_BG2
				1	IRQ2/DP2/TLBISYNC/EXT_DBG2
				1	IRQ3/DP3/CKSTP_OUT/EXT_BR3
PCI_CFG[3:0] ¹ /LBS[0-3]/ LSDDQM[0-3]/LWE[0-3]	4			1	IRQ4/DP4/CORE_SRESET/EXT_BG3
PCI_MODCK_H0 ¹ /LGPL0/LSDA10	1			1	IRQ5/DP5/TBEN/EXT_DBG3
PCI_MODCK_H1 ¹ /LGPL1/LSDWE	1	1		IRQ6/DP6/CSE0	
PCI_MODCK_H2 ¹ /LGPL2/LSDRAS/LOE	1	1		IRQ7/DP7/CSE1	
PCI_MODCK_H3 ¹ /LGPL3/LSDCAS	1	1		PSDVAL	
LPBS/LGPL4/LUPMWAIT/LGTA	1	1		TA	
PCI_MODCK ¹ /LGPL5	1	1		TEA	
LWR	1	1		IRQ0/NMI_OUT	
		1		IRQ7/INT_OUT/APE	
PA[0-31]	32	PIO		10	CS[0-9]
PB[4-31]	28			1	CS[10]/BCTL1
PC[0-31]	32			1	CS[11]/AP[0]
PD[4-31]	28			2	BADDR[27-28]
PCI_RST ¹ /PORESET	1	RST		1	ALE
RSTCONF	1			1	BCTL0
HRESET	1			8	PWE[0-7]/PSDDQM[0-7]/PBS[0-7]
SRESET	1			1	PSDA10/PGPL0
QREQ	1			1	PSDWE/PGPL1
XFC	1			1	POE/PSDRAS/PGPL2
CLKIN1	1			1	PSDCAS/PGPL3
TRIS	1		1	PGTA/PUPMWAIT/PGPL4/PPBS	
BNKSEL[0]/TC[0]/AP[1]/MODCK1	1		1	PSDAMUX/PGPL5	
BNKSEL[1]/TC[1]/AP[2]/MODCK2	1		JTAG	1	TMS
BNKSEL[2]/TC[2]/AP[3]/MODCK3	1	1		TDI	
PCI_MODE ²	1	1		TCK	
CLKIN2 ²	1	1		TRST	
NC	2	1	TDO		

¹ MPC8250, MPC8265, and MPC8266 only.

² MPC8250, MPC8265, and MPC8266 only. This is a spare pin on all other devices.

Figure 6-1. PowerQUICC II External Signals

6.2 Signal Descriptions

The PowerQUICC II system bus, shown in Table 6-1, consists of all the signals that interface with the external bus. Many of these pins perform different functions, depending on how the user assigns them.

Table 6-1. External Signals

Signal	Description
$\overline{\text{BR}}$	60x bus request—This is an output when an external arbiter is used and an input when an internal arbiter is used. As an output the PowerQUICC II asserts this pin to request ownership of the 60x bus. As an input an external master should assert this pin to request 60x bus ownership from the internal arbiter.
$\overline{\text{BG}}$	60x bus grant—This is an output when an internal arbiter is used and an input when an external arbiter is used. As an output the PowerQUICC II asserts this pin to grant 60x bus ownership to an external bus master. As an input the external arbiter should assert this pin to grant 60x bus ownership to the PowerQUICC II.
$\overline{\text{ABB}}$	60x address bus busy—(Input/output) As an output the PowerQUICC II asserts this pin for the duration of the address bus tenure. Following an $\overline{\text{AACK}}$, which terminates the address bus tenure, the PowerQUICC II negates $\overline{\text{ABB}}$ for a fraction of a bus cycle and then stops driving this pin. As an input the PowerQUICC II will not assume 60x bus ownership as long as it senses this pin is asserted by an external 60x bus master.
$\overline{\text{IRQ2}}$	Interrupt Request 2—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
$\overline{\text{TS}}$	60x bus transfer start—(Input/output) Assertion of this pin signals the beginning of a new address bus tenure. The PowerQUICC II asserts this signal when one of its internal 60x bus masters (core, DMA, PCI bridge) begins an address tenure. When the PowerQUICC II senses this pin being asserted by an external 60x bus master, it will respond to the address bus tenure as required (snoop if enabled, access internal PowerQUICC II resources, memory controller support).
A[0–31]	60x address bus—These are input/output pins. When the PowerQUICC II is in external master bus mode, these pins function as the 60x address bus. The PowerQUICC II drives the address of its internal 60x bus masters and respond to addresses generated by external 60x bus masters. When the PowerQUICC II is in internal master bus mode, these pins are used as address lines connected to memory devices and controlled by the PowerQUICC II's memory controller.
TT[0–4]	60x bus transfer type—These are input/output pins. The 60x bus master drives these pins during the address tenure to specify the type of the transaction.
$\overline{\text{TBST}}$	60x bus transfer burst—(Input/output) The 60x bus master asserts this pin to indicate that the current transaction is a burst transaction (transfers 4 double words).
TSIZ[0–3]	60x transfer size—These are input/output pins. The 60x bus master drives these pins with a value indicating the amount of bytes transferred in the current transaction.
$\overline{\text{AACK}}$	60x address acknowledge—This is an input/output signal. A 60x bus slave asserts this signal to indicate that it identified the address tenure. Assertion of this signal terminates the address tenure.
$\overline{\text{ARTRY}}$	60x address retry—(Input/output) Assertion of this signal indicates that the bus transaction should be retried by the 60x bus master. The PowerQUICC II asserts this signal to enforce data coherency with its internal cache and to prevent deadlock situations.
$\overline{\text{DBG}}$	60x data bus grant—This is an output when an internal arbiter is used and an input when an external arbiter is used. As an output the PowerQUICC II asserts this pin to grant 60x data bus ownership to an external bus master. As an input the external arbiter should assert this pin to grant 60x data bus ownership to the PowerQUICC II.

Table 6-1. External Signals (continued)

Signal	Description
\overline{DBB}	60x data bus busy—(Input/output) As an output the PowerQUICC II asserts this pin for the duration of the data bus tenure. Following a \overline{TA} , which terminates the data bus tenure, the PowerQUICC II negates \overline{DBB} for a fraction of a bus cycle and then stops driving this pin. As an input, the PowerQUICC II does not assume 60x data bus ownership as long as it senses \overline{DBB} asserted by an external 60x bus master.
$\overline{IRQ3}$	Interrupt request 3—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
D[0–63]	60x data bus—These are input/output pins. In write transactions the 60x bus master drives the valid data on this bus. In read transactions the 60x slave drives the valid data on this bus.
DP[0]	60x data parity 0—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 0 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 0 and D[0–7].
\overline{RSRV}	Reservation—The value driven on this output pin represents the state of the coherency bit in the reservation address register that is used by the lwarx and stwcx instructions.
$\overline{EXT_BR2}$	External bus request 2—(Input). An external master should assert this pin to request 60x bus ownership from the internal arbiter.
$\overline{IRQ1}$	Interrupt request 1—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[1]	60x data parity 1—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 1 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 1 and D[8–15].
$\overline{EXT_BG2}$	External bus grant 2—(Output) The PowerQUICC II asserts this pin to grant 60x bus ownership to an external bus master.
$\overline{IRQ2}$	Interrupt request 2—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[2]	60x data parity 2—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 2 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 2 and S[16–23].
$\overline{TLBISYNC}$	TLB sync—This input pin can be used to synchronize 60x core instruction execution to hardware indications. Asserting this pin will force the core to stop instruction execution following a tlbsync instruction execution. The core resumes instructions execution once this pin is negated.
$\overline{EXT_DBG2}$	External data bus grant 2—(Output) The PowerQUICC II asserts this pin to grant 60x data bus ownership to an external bus master.

Table 6-1. External Signals (continued)

Signal	Description
$\overline{\text{IRQ3}}$	Interrupt request 3—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[3]	60x data parity 3—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 3 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 3 and D[24–31].
$\overline{\text{CKSTP_OUT}}$	Checkstop output—(Output) Assertion indicates that the core is in its checkstop mode.
$\overline{\text{EXT_BR3}}$	External bus request 3—(Input) An external master should assert this pin to request 60x bus ownership from the internal arbiter.
$\overline{\text{IRQ4}}$	Interrupt request 4—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[4]	60x data parity 4—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 4 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 4 and D[32–39].
$\overline{\text{CORE_SRESET}}$	Core system reset—(Input) Asserting this pin will force the core to branch to its reset vector.
$\overline{\text{EXT_BG3}}$	External bus grant 3—(Output) The PowerQUICC II asserts this pin to grant 60x bus ownership to an external bus master.
$\overline{\text{IRQ5}}$	Interrupt request 5—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[5]	60x data parity 5—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 5 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 5 and D[40–47].
TBEN	Time base enable—This is a count enable input to the Time Base counter in the core.
$\overline{\text{EXT_DBG3}}$	External data bus grant 3—(Output) The PowerQUICC II asserts this pin to grant 60x data bus ownership to an external bus master.
$\overline{\text{IRQ6}}$	Interrupt request 6—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[6]	60x data parity 6—(Input/output) The 60x agent that drives the data bus drives also the data parity signals. The value driven on data parity 6 pin should give odd parity (odd number of 1's) on the group of signals that includes data parity 6 and D[48–55].
CSE[0]	Cache set entry 0—The cache set entry outputs from the core represent the cache replacement set element for the current core transaction reloading into or writing out of the cache.

Table 6-1. External Signals (continued)

Signal	Description
$\overline{\text{IRQ7}}$	Interrupt request 7—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
DP[7]	60x data parity 7—(Input/output) The 60x master or slave that drives the data bus drives also the data parity signals. The value driven on data parity 7 pin should give odd parity (odd number of '1's) on the group of signals that includes data parity 7 and D[56–63].
CSE[1]	Cache set entry 1—The cache set entry outputs from the core represent the cache replacement set element for the current core transaction reloading into or writing out of the cache.
$\overline{\text{PSDVAL}}$	60x data valid—(Input/output) Assertion of the $\overline{\text{PSDVAL}}$ pin indicates that a data beat is valid on the data bus. The difference between the $\overline{\text{TA}}$ pin and the $\overline{\text{PSDVAL}}$ pin is that the $\overline{\text{TA}}$ pin is asserted to indicate 60x data transfer terminations while the $\overline{\text{PSDVAL}}$ signal is asserted with each data beat movement. Thus always when $\overline{\text{TA}}$ is asserted, $\overline{\text{PSDVAL}}$ will be asserted but when $\overline{\text{PSDVAL}}$ is asserted, $\overline{\text{TA}}$ is not necessarily asserted. For example when a double word (2x64 bits) transfer is initiated by the SDMA to a memory device that has 32 bits port size, $\overline{\text{PSDVAL}}$ will be asserted 3 times without $\overline{\text{TA}}$ and finally both pins will be asserted to terminate the transfer.
$\overline{\text{TA}}$	Transfer acknowledge—(Input/output) Indicates that a 60x data beat is valid on the data bus. For 60x single beat transfers, assertion of this pin indicates the termination of the transfer. For 60x burst transfers $\overline{\text{TA}}$ is asserted four times to indicate the transfer of four data beats with the last assertion indicating the termination of the burst transfer.
$\overline{\text{TEA}}$	Transfer error acknowledge—(Input/output) Assertion of this pin indicates a bus error. 60x masters within the PowerQUICC II monitor the state of this pin. PowerQUICC II's internal bus monitor may assert this pin in case it identified a 60x bus transfer that is hung.
$\overline{\text{GBL}}$	Global—(Input/output) When a 60x master within the chip initiates a bus transaction it drives this pin. When an external 60x master initiates a bus transaction it should drive this pin. Assertion of this pin indicates that the transfer is global and it should be snooped by caches in the system. The PowerQUICC II's data cache monitors the state of this pin.
$\overline{\text{IRQ1}}$	Interrupt request 1—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
$\overline{\text{CI}}$	Cache inhibit—Output pin. Used for L2 cache control. For each PowerQUICC II 60x transaction initiated in the core, the state of this pin indicates if this transaction should be cached or not. Assertion of the $\overline{\text{CI}}$ pin indicates that the transaction should not be cached.
BADDR29	Burst address 29—There are five burst address output pins. These pins are outputs of the 60x memory controller. These pins are used in external master configuration and are connected directly to memory devices controlled by PowerQUICC II's memory controller. For information on the use of this signal, see Section 11.2.14, "BADDR[27:31] Signal Connections."
$\overline{\text{IRQ2}}$	Interrupt request 2—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.

Table 6-1. External Signals (continued)

Signal	Description
\overline{WT}	Write through—Output used for L2 cache control. For each core-initiated PowerQUICC II 60x transaction, the state of this pin indicates if the transaction should be cached using write-through or copy-back mode. Assertion of \overline{WT} indicates that the transaction should be cached using the write-through mode.
BADDR30	Burst address 30—There are five burst address output pins. These pins are outputs of the 60x memory controller. These pins are used in external master configuration and are connected directly to memory devices controlled by PowerQUICC II's memory controller. For information on the use of this signal, see Section 11.2.14, "BADDR[27:31] Signal Connections."
$\overline{IRQ3}$	Interrupt request 3—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
L2_HIT	L2 cache hit—(Input) It is used for L2 cache control. Assertion of this pin indicates that the 60x transaction will be handled by the L2 cache. In this case, the memory controller will not start an access to the memory it controls.
$\overline{IRQ4}$	Interrupt request 4—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
$\overline{CPU_BG}$	CPU bus grant—(Output) The value of the 60x core bus grant is driven on this pin to be used by an external MPC2605GA L2 cache. The driven bus grant is not qualified; that is, when using an external arbiter, the user should qualify this signal with the bus grant input to the PowerQUICC II before connecting it to the L2 cache.
BADDR31	Burst address 31—There are five burst address output of the 60x memory controller used in an external master configuration and are connected directly to the memory devices controlled by PowerQUICC II's memory controller. For information on the use of this signal, see Section 11.2.14, "BADDR[27:31] Signal Connections."
$\overline{IRQ5}$	Interrupt Request 5—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
$\overline{CPU_DBG}$	CPU data bus grant—(Output) Valid only when using the internal arbiter (PPC_ACR[EARB] = 0). The OR of all data bus grant signals for internal masters from the internal arbiter is driven on $\overline{CPU_DBG}$. $\overline{CPU_DBG}$ should be connected to the $\overline{CPU_DBG}$ input of an external MPC2605GA L2 cache. (If an external arbiter is used, the $\overline{CPU_DBG}$ input of the external MPC2605GA L2 cache should be connected to the DBG driven from the external arbiter to this PowerQUICC II.)
$\overline{CPU_BR}$	CPU bus request—(Output) The value of the 60x core bus request is driven on this pin for the use of an external L2 cache.
$\overline{CS}[0-9]$	Chip select—These are output pins that enable specific memory devices or peripherals connected to PowerQUICC II buses.
$\overline{CS}[10]$	Chip select—These are output pins that enable specific memory devices or peripherals connected to PowerQUICC II buses.
$\overline{BCTL1}$	Buffer control 1—Output signal whose function is controlling buffers on the 60x data bus. Usually used with $\overline{BCTL0}$. The exact function of this pin is defined by the value of SIUMCR[BCTLC]. See Section 4.3.2.6, "SIU Module Configuration Register (SIUMCR)," for details.

Table 6-1. External Signals (continued)

Signal	Description
$\overline{\text{CS}}[11]$	Chip select—Output that enable specific memory devices or peripherals connected to PowerQUICC II buses.
AP[0]	Address parity 0—(Input/output) The 60x master that drives the address bus, drives also the address parity signals. The value driven on address parity 0 pin should give odd parity (odd number of '1's) on the group of signals that includes address parity 0 and A[0–7].
BADDR[27–28]	Burst address 27–28—There are five burst address output pins. These pins are outputs of the 60x memory controller. Used in external master configuration and connected directly to the memory devices controlled by PowerQUICC II's memory controller. For information on the use of these signals, see Section 11.2.14, "BADDR[27:31] Signal Connections."
ALE	Address latch enable—This output pin controls the external address latch that should be used in external master 60x bus configuration.
$\overline{\text{BCTL0}}$	Buffer control 0—Output whose function is controlling buffers on the 60x data bus. Usually used with $\overline{\text{BCTL1}}$ that is multiplexed on $\overline{\text{CS10}}$. The exact function of this pin is defined by the value of SIUMCR[BCTLC]. See Section 4.3.2.6, "SIU Module Configuration Register (SIUMCR)," for details.
$\overline{\text{PWE}}[0–7]$	60x bus write enable—Outputs of the 60x bus GPCM. These pins select byte lanes for write operations.
$\overline{\text{PSDDQM}}[0–7]$	60x bus SDRAM DQM—The DQM pins are outputs of the SDRAM control machine. These pins select specific byte lanes of SDRAM devices.
PBS[0–7]	60x bus UPM byte select—The byte select pins are outputs of the UPM in the memory controller. They are used to select specific byte lanes during memory operations. The timing of these pins is programmed in the UPM. The actual driven value depends on the address and size of the transaction and the port size of the accessed device.
PSDA10	60x bus SDRAM A10—(Output) from the 60x bus SDRAM controller. Part of the address when a row address is driven and is part of the command when a column address is driven.
PGPL0	60x bus UPM general purpose line 0—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{PSDWE}}$	60x bus SDRAM write enable—(Output) from the 60x bus SDRAM controller. Should be connected to SDRAMs' WE input.
PGPL1	60x bus UPM general purpose line 1—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{POE}}$	60x bus output enable—The output enable pin is an output of the 60x bus GPCM. Controls the output buffer of memory devices during read operations.
$\overline{\text{PSDRAS}}$	60x bus SDRAM ras—Output from the 60x bus SDRAM controller. Should be connected to SDRAMs' RAS input.
PGPL2	60x bus UPM general purpose line 2—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.

Table 6-1. External Signals (continued)

Signal	Description
$\overline{\text{PSDCAS}}$	60x bus SDRAM CAS—Output from the 60x bus SDRAM controller. Should be connected to SDRAMs' CAS input.
PGPL3	60x bus UPM general purpose line 3—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{PGTA}}$	60x GPCM TA—This input pin is used for transaction termination during GPCM operation. Requires external pull up resistor for proper operation.
PUPMWAIT	60x bus UPM wait—This is an input to the UPM. An external device may hold this pin high to force the UPM to wait until the device is ready for the continuation of the operation.
PGPL4	60x bus UPM general purpose line 4—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{PPBS}}$	60x bus parity byte select—In systems in which data parity is stored in a separate chip, this output is used as the byte-select for that chip.
PSDAMUX	60x bus SDRAM address multiplexer—This output pin controls the 60x SDRAM address multiplexer when the PowerQUICC II is in external master mode.
PGPL5	60x bus UPM general purpose line 5—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{LWE}}[0-3]$	Local bus write enable—The write enable pins are outputs of the Local bus GPCM. These pins select specific byte lanes for write operations.
$\overline{\text{LSDDQM}}[0-3]$	Local bus SDRAM DQM—The DQM pins are outputs of the SDRAM control machine. These pins select specific byte lanes of SDRAM devices.
$\overline{\text{LBS}}[0-3]$	Local bus UPM byte select—The byte select pins are outputs of the UPM in the memory controller. They are used to select specific byte lanes during memory operations. The timing of these pins is programmed in the UPM. The actual driven value depends on the address and size of the transaction and the port size of the accessed device.
PCI_CFG[0-3] ¹	<p>PCI Configuration—In PCI mode, PCI_CFG[0-3] configure the PCI bridge to Host or agent and control the PCI arbiter operation:</p> <ul style="list-style-type: none"> • PCI_CFG[0] is $\overline{\text{PCI_HOST}}$, when High enables the PCI bridge for Agent operation, when Low enables the PCI as Host. • PCI_CFG[1] is $\overline{\text{PCI_ARB_EN}}$, when Low enables the PCI internal arbiter logic, when High disables the internal arbiter logic (and an external arbiter should be used). • PCI_CFG[2] is the DLL_Enable. In PCI mode, this pin should be pulled high externally in order to use the DLL. • PCI_CFG[3] is reserved and should be pulled high externally.
LSDA10	Local bus SDRAM A10—Output from the 60x bus SDRAM controller. Is part of the address when a row address is driven and is part of the command when a column address is driven.
LGPL0	Local bus UPM general purpose line 0—This is one of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
PCI_MODCK_H0 ¹	PCI MODCK_H0—In PCI mode, defines the operating mode of internal clock circuits.

Table 6-1. External Signals (continued)

Signal	Description
$\overline{\text{LSDWE}}$	Local bus SDRAM write enable—Output from the local bus SDRAM controller. Should be connected to the WE inputs of the SDRAMs.
LGPL1	Local bus UPM general purpose line 1—This is one of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
PCI_MODCK_H1 ¹	PCI MODCK_H1—In PCI mode, defines the operating mode of internal clock circuits.
$\overline{\text{LOE}}$	Local bus output enable—The output enable pin is an output of the Local bus GPCM. Controls the output buffer of memory devices during read operations.
$\overline{\text{LSDRAS}}$	Local bus SDRAM RAS—Output from the Local bus SDRAM controller. Should be connected to the SDRAM RAS input.
LGPL2	Local bus UPM general purpose line 2—This is one of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
PCI_MODCK_H2 ¹	PCI MODCK_H2—In PCI mode, defines the operating mode of internal clock circuits.
$\overline{\text{LSDCAS}}$	Local bus SDRAM CAS—Output from the Local bus SDRAM controller. Should be connected to the CAS inputs of the SDRAMs.
LGPL3	Local bus UPM general purpose line 3—This is one of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
PCI_MODCK_H3 ¹	PCI MODCK_H3—In PCI mode, defines the operating mode of internal clock circuits.
$\overline{\text{LGTA}}$	Local bus GPCM TA—This input pin is used for transaction termination during GPCM operation. Requires external pull up resistor for proper operation.
LUPMWAIT	Local bus UPM wait—This is an input to the UPM. An external device may hold this pin high to force the UPM to wait until the device is ready for the continuation of the operation.
LGPL4	Local bus UPM general purpose line 4—One of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
$\overline{\text{LPBS}}$	Local bus parity byte select—In systems in which the data parity is stored in a separate chip, this output is used as the byte select for that chip.
LGPL5	Local bus UPM general purpose line 5—This is one of six general purpose output lines from UPM. The values and timing of this pin is programmed in the UPM.
PCI_MODCK ¹	PCI MODCK—In PCI mode, defines additional operating modes of internal clock circuits.
$\overline{\text{LWR}}$	Local write—The local write pin is an output from the local bus memory controller. It is used to distinguish between read and write transactions.
L_A14	Local bus address 14—Local bus address bit 14 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
PCI_PAR ¹	PCI parity—PCI parity input/output pin. Assertion of this pin indicates that odd parity is driven across PCI_AD[31-0] and PCI_C/ $\overline{\text{BE}}$ [3-0] during address and data phases. Negation of PCI_PAR indicates that even parity is driven across the PCI_AD[31-0] and PCI_C/ $\overline{\text{BE}}$ [3-0] during address and data phases.

Table 6-1. External Signals (continued)

Signal	Description
L_A15	Local bus address 15—Local bus address bit 15 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{SMI}}$	System management interrupt—System management interrupt input to the core.
$\overline{\text{PCI_FRAME}}^1$	PCI frame—PCI cycle frame input/output pin. Used by the current PCI master to indicate the beginning and duration of an access. Driven by the PowerQUICC II when its PCI interface is the master of the access. Otherwise, it is an input.
L_A16	Local bus address 16—Local bus address bit 16 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_TRDY}}^1$	PCI target ready—PCI target ready input/output pin. This pin is driven by the PowerQUICC II when its PCI interface is the target of a PCI transfer. Assertion of this pin indicates that the PCI target is ready to send or accept a data beat.
L_A17	Local bus address 17—Local bus address bit 17 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_IRDY}}^1$	PCI initiator ready—PCI initiator ready input/output pin. This pin is driven by the PowerQUICC II when its PCI interface is the initiator of a PCI transfer. Assertion of this pin indicates that the PCI initiator is ready to send or accept a data beat.
$\overline{\text{CKSTOP_OUT}}$	Checkstop output—(Output) Assertion of $\overline{\text{CKSTOP_OUT}}$ indicates the core is in checkstop mode.
L_A18	Local bus address 18—Local bus address bit 18 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_STOP}}^1$	PCI stop—PCI stop input/output pin. This pin is driven by the PowerQUICC II when its PCI interface is the target of a PCI transfer. Assertion of this pin indicates that the PCI target is requesting the master to stop the current PCI transfer.
L_A19	Local bus address 19—Local bus address bit 19 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_DEVSEL}}^1$	PCI device select—PCI device select input/output pin. This pin is driven by the PowerQUICC II when its PCI interface has decoded its own address as the target of the current PCI transfer. As an input, $\overline{\text{PCI_DEVSEL}}$ indicates whether any device on the PCI bus has been selected.
L_A20	Local bus address 20—Local bus address bit 20 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
PCI_IDSEL^1	PCI initialization device select—(Input) Used to select the PowerQUICC II's PCI interface during a PCI configuration cycle.
L_A21	Local bus address 21—Local bus address bit 21 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_PERR}}^1$	PCI parity error—PCI data parity error input/output pin. Assertion of this pin indicates that a data parity error was detected during a PCI transfer (except for a special cycle).

Table 6-1. External Signals (continued)

Signal	Description
L_A22	Local bus address 22—Local bus address bit 22 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_SERR}}^1$	PCI system error—PCI system error input/output pin. Assertion of this pin indicates that a PCI system error was detected during a PCI transfer. The PCI system error is for reporting address parity errors, data parity errors on a special cycle command, or other catastrophic system errors.
L_A23	Local bus address 23—Local bus address bit 23 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_REQ0}}^1$	PCI arbiter request 0—PCI request 0 input/output pin. When the PowerQUICC II's internal PCI arbiter is used, this is an input pin. In this mode assertion of this pin indicates that an external PCI device is requesting the PCI bus. When an external PCI arbiter is used, this is an output pin. In this mode assertion of this pin indicates that the PowerQUICC II's PCI interface is requesting the PCI bus.
L_A24	Local bus address 24—Local bus address bit 24 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_REQ1}}^1$	PCI arbiter request 1—PCI request 1 input pin. When the PowerQUICC II's internal PCI arbiter is used, assertion of this pin indicates that an external PCI device is requesting the PCI bus.
CPCI_HS_ES ¹	CompactPCI Hot Swap Ejector Switch—Hot Swap Ejector Switch input pin. In a CompactPCI system, when the PowerQUICC II's internal PCI arbiter is not used, this pin is used for the Hot Swap interface to connect to the ejector switch logic. 0 Switch is closed 1 Switch is open Important note: When functioning as the CPCI_HS_ES input, this signal must be filtered (debounced) by an external circuit. Do not connect this input directly to the ejector switch. The input must be a monotonically rising/falling signal.
L_A25	Local bus address 25—Local bus address bit 25 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_GNT0}}^1$	PCI arbiter grant 0—PCI grant 0 input/output pin. When the PowerQUICC II's internal PCI arbiter is used, this is an output pin. In this mode, assertion of $\overline{\text{PCI_GNT0}}$ indicates that an the external PCI device that requested the PCI bus with $\overline{\text{PCI_REQ0}}$ is granted the bus. When an external PCI arbiter is used, this is an input pin. In this mode, assertion of $\overline{\text{PCI_GNT0}}$ indicates that the PowerQUICC II's PCI interface is granted the PCI bus.
L_A26	Local bus address 26—Local bus address bit 26 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_GNT1}}^1$	PCI arbiter grant 1—PCI grant 1 output pin. When the PowerQUICC II's internal PCI arbiter is used, assertion of $\overline{\text{PCI_GNT1}}$ indicates that the external PCI device that requested the PCI bus with $\overline{\text{PCI_REQ1}}$ pin is granted the bus.
CPCI_HS_LED ¹	CompactPCI Hot Swap LED—Hot Swap LED output pin. In CompactPCI system, when the PowerQUICC II's internal PCI arbiter is not used, this pin is used for the Hot Swap interface to connect to the Hot Swap LED. The Hot Swap pins are not available when the internal arbiter is used. 0 LED is off 1 LED is on

Table 6-1. External Signals (continued)

Signal	Description
L_A27	Local bus address 27—Local bus address bit 27 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_GNT2}}^1$	PCI arbiter grant 2—PCI grant 2 output pin. When the PowerQUICC II's internal PCI arbiter is used, assertion of $\overline{\text{PCI_GNT2}}$ indicates that the external PCI device that requested the PCI bus with $\overline{\text{PCI_REQ2}}$ pin is granted the bus.
$\overline{\text{CPCI_HS_ENUM}}^1$	CompactPCI Hot Swap Enumerator—Hot Swap $\overline{\text{ENUM}}$ output pin. In CompactPCI system, when the PowerQUICC II's internal PCI arbiter is not used, this pin is used for the Hot Swap interface to connect to the host as the enumeration request.
L_A28	Local bus address 28—Local bus address bit 28 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_RST}}^1$	PCI reset—PCI reset output pin. When the PowerQUICC II is the host in the PCI system, $\overline{\text{PCI_RST}}$ is an output.
$\overline{\text{CORE_SRESET}}$	Core system reset—This is an input to the core. When this input pin is asserted the core branches to its reset vector.
L_A29	Local bus address 29—Local bus address bit 29 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_INTA}}^1$	PCI INTA—(output) When the PowerQUICC II is an agent of the PCI system, this pin is an output used by the PowerQUICC II to signal an interrupt to the PCI host. (When the PowerQUICC II is the host in the PCI system, the general IRQ pins are used for delivering PCI interrupts to the host.)
L_A30	Local bus address 30—Local bus address bit 30 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
$\overline{\text{PCI_REQ2}}^1$	PCI arbiter request 2—PCI request 2 input pin. When the PowerQUICC II's internal PCI arbiter is used, assertion of this pin indicates that an external PCI device is requesting the PCI bus.
L_A31	Local bus address 31—Local bus address bit 31 output pin. In the local address bus bit 14 is most significant and bit 31 is least significant.
DLLOUT ¹	DLL Clock Out—DLL output pin. This is the DLL output reference clock. See Figure 10-2 and Figure 10-3 .
LCL_D[0-31]	Local bus data—Local bus data input/output pins. In the local data bus bit 0 is most significant and bit 31 is least significant.
PCI_AD[31-0] ¹	PCI address/data—PCI bus address/data input/output pins. During an address phase $\text{PCI_AD}[31-0]$ contains a physical address, during a data phase $\text{PCI_AD}[31-0]$ contains the data bytes. In the PCI address/data bus, bit 31 is msb and bit 0 is lsb.

Table 6-1. External Signals (continued)

Signal	Description
LCL_DP[0–3]	Local bus data parity—Local bus data parity input/output pins. In local bus write operations the PowerQUICC II drives these pins. In local bus read operations the accessed device drives these pins. LCL_DP[0] is driven with a value that gives odd parity with LCL_D[0–7]. LCL_DP[1] is driven with a value that gives odd parity with LCL_D[8–15]. LCL_DP[2] is driven with a value that gives odd parity with LCL_D[16–23]. LCL_DP[3] is driven with a value that gives odd parity with LCL_D[24–31].
PCI_C/ $\overline{\text{BE}}$ [3–0] ¹	PCI command/byte enable—PCI command/byte enable input/output pins. The PowerQUICC II drives these pins when it is the initiator of a PCI transfer. During an address phase the PCI_C/ $\overline{\text{BE}}$ [3–0] defines the command, during the data phase PCI_C/ $\overline{\text{BE}}$ [3–0] defines the byte enables. PCI_C/ $\overline{\text{BE}}$ [3] is the msb and PCI_C/ $\overline{\text{BE}}$ [0] is the lsb.
$\overline{\text{IRQ0}}$	Interrupt request 0—This input is an external line that causes an $\overline{\text{MCP}}$ interrupt to the core.
$\overline{\text{NMI_OUT}}$	Non-maskable interrupt output—This is an output driven from PowerQUICC II's internal interrupt controller. Assertion of this output indicates that a non-maskable interrupt is pending in PowerQUICC II's internal interrupt controller.
$\overline{\text{IRQ7}}$	Interrupt request 7—This input is one of the eight external lines that can request (by means of the internal interrupt controller) a service routine from the core.
$\overline{\text{INT_OUT}}$	Interrupt output—This is an output driven from PowerQUICC II's internal interrupt controller. Assertion of this output indicates that an unmasked interrupt is pending in PowerQUICC II's internal interrupt controller.
$\overline{\text{APE}}$	Address parity error—This output pin is asserted when the PowerQUICC II detects wrong parity driven on its address parity pins by an external master.
$\overline{\text{TRST}}$	Test reset (JTAG)—Input only. This is the reset input to PowerQUICC II's JTAG/COP controller. See Section 13.1, "Overview," and Section 13.6, "Nonscan Chain Operation."
TCK	Test clock (JTAG)—Input only. Provides the clock input for PowerQUICC II's JTAG/COP controller.
TMS	Test mode select (JTAG)—Input only. Controls the state of PowerQUICC II's JTAG/COP controller.
TDI	Test data in (JTAG)—Input only. Data input to PowerQUICC II's JTAG/COP controller.
TDO	Test data out (JTAG)—Output only. Data output from PowerQUICC II's JTAG/COP controller.
TRIS	Three-state—Asserting TRIS forces all other PowerQUICC II's pins to high impedance state.
$\overline{\text{PORESET}}$	Power-on reset—When asserted, this input line causes the PowerQUICC II to enter power-on reset state.
$\overline{\text{PCI_RST}}$ ¹	PCI reset—PCI reset input pin. When the PowerQUICC II is an agent in the PCI system, $\overline{\text{PCI_RST}}$ is an input.
$\overline{\text{HRESET}}$	Hard reset—This open drain line, when asserted causes the PowerQUICC II to enter hard reset state.
$\overline{\text{SRESET}}$	Soft reset—This open drain line, when asserted causes the PowerQUICC II to enter the soft reset state.
$\overline{\text{QREQ}}$	Quiescent request—Output only. Indicates that PowerQUICC II's internal core is about to enter its low power mode. In the PowerQUICC II this pin will be typically used for debug purposes.

Table 6-1. External Signals (continued)

Signal	Description
RSTCONF	RSTCONF—Input used during reset configuration sequence of the chip. Find detailed explanation of its function in Section 5.1.2, “Power-On Reset Flow,” and Section 5.4, “Reset Configuration.”
MODCK1	MODCK1—Clock mode input. Defines the operating mode of internal clock circuits.
AP[1]	Address parity 1—(Input/output) The 60x master that drives the address bus, drives also the address parity signals. The value driven on address parity 1 pin should give odd parity (odd number of 1s) on the group of signals that includes address parity 1 and A[8–15].
TC[0]	Transfer Code 0—The transfer code output pins supply information that can be useful for debug purposes for each of the PowerQUICC II's initiated bus transactions.
BNKSEL[0]	Bank Select 0—The bank select outputs are used for selecting SDRAM bank when the PowerQUICC II is in 60x compatible bus mode. BNKSEL0 is msb of the three BNKSEL signals.
MODCK2	MODCK2—Clock mode input. Defines the operating mode of internal clock circuits.
AP[2]	Address parity 2—(Input/output) The 60x master that drives the address bus, drives also the address parity signals. The value driven on address parity 2 pin should give odd parity (odd number of 1s) on the group of signals that includes address parity 2 and A[16–23].
TC[1]	Transfer code 1—The transfer code output pins supply information that can be useful for debug purposes for each of the PowerQUICC II's initiated bus transactions.
BNKSEL[1]	Bank select 1—The bank select outputs are used for selecting SDRAM bank when the PowerQUICC II is in 60x-compatible bus mode.
MODCK3	MODCK3—Clock mode input. Defines the operating mode of internal clock circuits.
AP[3]	Address parity 3—(Input/output) The 60x master that drives the address bus, drives also the address parity signals. The value driven on address parity 3 pin should give odd parity (odd number of 1s) on the group of signals that includes address parity 3 and A[24–31].
TC[2]	Transfer code 2—The transfer code output pins supply information that can be useful for debug purposes for each of the PowerQUICC II's initiated bus transactions.
BNKSEL[2]	Bank select 2—The bank select outputs are used for selecting SDRAM bank when the PowerQUICC II is in 60x-compatible bus mode. BNKSEL2 is lsb of the three BNKSEL signals.
XFC	External filter capacitance—Input connection for an external capacitor filter for PLL circuitry.
CLKIN1	Clock In—Primary clock input to PowerQUICC II's PLL. In a PCI system ¹ , where the PowerQUICC II PCI interface is operated from the PCI bus clock, CLKIN should be connected to the PCI bus clock. In that case, the 60x bus clock is driven on CLKOUT. See Figure 10-2 and Figure 10-3 .
CLKIN2 ¹	Clock In2—This is the clock input to the PowerQUICC II's DLL, which is used for deskewing the output reference clock. See Figure 10-2 and Figure 10-3 .
PCI_MODE ¹	PCI mode pin—This pin enables the PCI bridge of the PowerQUICC II. <ul style="list-style-type: none"> • When Low, the PCI bridge is enabled, PCI interface replaces the Local bus. • When High, the PCI bridge is disabled, the PowerQUICC II operates with the Local bus. This pin has an internal pull up resistor so it defaults to Local bus operation.

Table 6-1. External Signals (continued)

Signal	Description
PA[0–31]	General-purpose I/O port A bits 0–31—CPM port multiplexing is described in Chapter 40 , “Parallel I/O Ports.”
PB[4–31]	General-purpose I/O port B bits 4–31—CPM port multiplexing is described in Chapter 40 , “Parallel I/O Ports.”
PC[0–31]	General-purpose I/O port C bits 0–31—CPM port multiplexing is described in Chapter 40 , “Parallel I/O Ports.”
PD[4–31]	General-purpose I/O port D bits 4–31—CPM port multiplexing is described in Chapter 40 , “Parallel I/O Ports.”
Power Supply	VDD—This is the power supply of the internal logic. VDDH—This is the power supply of the I/O Buffers. VCCSYN—This is the power supply of the PLL circuitry. GNDSYN—This is a special ground of the PLL circuitry. VCCSYN1—This is the power supply of the core’s PLL circuitry.

¹ MPC8250, MPC8265, and MPC8266 only. This is a spare pin in all other devices.

Chapter 7

60x Signals

This chapter describes the PowerQUICC II processor's external signals. It contains a concise description of individual signals, showing behavior when a signal is asserted and negated, when the signal is an input and an output, and the differences in how signals work in external-master or internal-only configurations.

NOTE

A bar over a signal name indicates that the signal is active low— for example, $\overline{\text{ARTRY}}$ (address retry) and $\overline{\text{TS}}$ (transfer start). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active-low, such as $\text{TSIZ}[0-3]$ (transfer size signals) and $\text{TT}[0-4]$ (transfer type signals) are referred to as asserted when they are high and negated when they are low.

The 60x bus signals used with PowerQUICC II are grouped as follows:

- Address arbitration signals—In external arbiter mode, PowerQUICC II uses these signals to arbitrate for address bus mastership. The PowerQUICC II arbiter uses these signals to enable an external device to arbitrate for address bus mastership.
- Address transfer start signals—These signals indicate that a bus master has begun a transaction on the address bus.
- Address transfer signals (address bus)—These signals are used to transfer the address.
- Transfer attribute signals—These signals provide information about the type of transfer, such as the transfer size and whether the transaction is single, single extended, bursted, write-through or cache-inhibited.
- Address transfer termination signals—These signals are used to acknowledge the end of the address phase of the transaction. They also indicate whether a condition exists that requires the address phase to be repeated.
- Data arbitration signals—The PowerQUICC II, in external arbiter mode, uses these signals to arbitrate for data bus mastership. The PowerQUICC II arbiter uses these signals to enable an external device to arbitrate for data bus mastership.
- Data transfer signals—These signals, which consist of the data bus, data parity, and data parity error signals, transfer the data and ensure its integrity.
- Data transfer termination signals—Data termination signals are required after each data beat in a data transfer. In a single-beat transaction, the data termination signals also indicate the end of the tenure. For burst accesses or extended port-size accesses, the data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat.

7.1 Signal Configuration

Figure shows the grouping of the PowerQUICC II's 60x bus signal configuration.

NOTE

The PowerQUICC II hardware specifications provides a pinout showing pin numbers. These are shown in [Figure 7-1](#).




Figure 7-1. Signal Groupings

7.2 Signal Descriptions

This section describes individual PowerQUICC II 60x signals, grouped according to [Figure 7-1](#). Note that the following sections briefly summarize signal functions. [Chapter 8, “The 60x Bus,”](#) describes many of these signals in greater detail, both in terms of their function and how groups of signals interact.

7.2.1 Address Bus Arbitration Signals

The address arbitration signals are a collection of input and output signals devices use to request address bus mastership, recognize when the request is granted, and indicate to other devices when mastership is granted. For a detailed description of how these signals interact, see [Section 8.4.1, “Address Arbitration.”](#)

Bus arbitration signals have no meaning in internal-only mode.

7.2.1.1 Bus Request ($\overline{\text{BR}}$)—Output

The bus request ($\overline{\text{BR}}$) signal is both an input and an output signal on the PowerQUICC II.

7.2.1.1.1 Address Bus Request ($\overline{\text{BR}}$)—Output

Following are the state meaning and timing comments for the $\overline{\text{BR}}$ signal output.

State Meaning	<p>Asserted—Indicates that PowerQUICC II is requesting mastership of the address bus. Note that $\overline{\text{BR}}$ may be asserted for one or more cycles and then deasserted due to an internal cancellation of the bus request (for example, due to a load hit in the touch load buffer). See Section 8.4.1, “Address Arbitration.”</p> <p>Negated—Indicates that the PowerQUICC II is not requesting the address bus. The PowerQUICC II may have no bus operation pending, it may be parked, or the $\overline{\text{ARTRY}}$ input was asserted on the previous bus clock cycle.</p>
Timing Comments	<p>Assertion—May occur on any cycle; does not occur if the PowerQUICC II is parked and the address bus is idle ($\overline{\text{BG}}$ asserted and $\overline{\text{ABB}}$ input negated).</p> <p>Negation—Occurs for at least one cycle following a qualified $\overline{\text{BG}}$ even if another transaction is pending; also negated for at least one cycle following any qualified $\overline{\text{ARTRY}}$ on the bus unless PowerQUICC II asserted $\overline{\text{ARTRY}}$ and requires a snoop copyback; may also be negated if PowerQUICC II cancels the bus request internally before receiving a qualified $\overline{\text{BG}}$.</p> <p>High Impedance—Occurs during a hard reset or checkstop condition</p>

7.2.1.1.2 Address Bus Request ($\overline{\text{BR}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{BR}}$ signal input.

State Meaning	<p>Asserted—Indicates that the external master has a bus transaction to perform and is waiting for a qualified $\overline{\text{BG}}$ to begin the address tenure. $\overline{\text{BR}}$ may be asserted even if the two possible pipelined address tenures have already been granted.</p> <p>Negated—Indicates that the external master has no bus transaction to perform, or if the device is parked, that it is potentially ready to start a bus transaction on the next clock cycle (with proper qualification, see $\overline{\text{BG}}$).</p>
Timing Comments	<p>Assertion—May occur on any cycle; does not occur if the external master is parked and the address bus is idle ($\overline{\text{BG}}$ asserted and $\overline{\text{ABB}}$ input negated).</p> <p>Negation—Occurs for at least one cycle after a qualified $\overline{\text{BG}}$ even if another transaction is pending; also negated for at least one cycle following any qualified $\overline{\text{ARTRY}}$ on the bus unless this chip asserted the $\overline{\text{ARTRY}}$ and requires to perform</p>

a snoop copyback; may also be negated if the external master cancels a bus request internally before receiving a qualified $\overline{\text{BG}}$.

High Impedance—Occurs during a hard reset or checkstop condition.

7.2.1.2 Bus Grant ($\overline{\text{BG}}$)

The address bus grant ($\overline{\text{BG}}$) signal is both an input and an output signal.

7.2.1.2.1 Bus Grant ($\overline{\text{BG}}$)—Input

The following are the state meaning and timing comments for the $\overline{\text{BG}}$ signal input.

State Meaning Asserted—Indicates that the PowerQUICC II may, with the proper qualification, begin a bus transaction and assume ownership of the address bus. A qualified bus grant is generally determined from the bus state as follows: $\text{QBG} = \overline{\text{BG}} \cdot \overline{\text{ABB}} \cdot \overline{\text{ARTRY}}$ where ARTRY is asserted only during the cycle after $\overline{\text{AACK}}$. Note that the assertion of $\overline{\text{BR}}$ is not required for a qualified bus grant (for bus parking).

Negated—Indicates that the PowerQUICC II is not granted next address ownership.

Timing Comments Assertion—May occur on any cycle. Once the PowerQUICC II has assumed address bus ownership, it does not begin checking for $\overline{\text{BG}}$ again until the cycle after $\overline{\text{AACK}}$.

Negation—May occur whenever the PowerQUICC II must be prevented from using the address bus. The PowerQUICC II may still assume address bus ownership on the cycle $\overline{\text{BG}}$ is negated if it was asserted the previous cycle with other bus grant qualifications.

7.2.1.2.2 Bus Grant ($\overline{\text{BG}}$)—Output

Following are the state meaning and timing comments for the $\overline{\text{BG}}$ signal output.

State Meaning Asserted—Indicates that the external device may, with the proper qualification, begin a bus transaction and assume ownership of the address bus. A qualified bus grant is generally determined from the bus state as follows: $\text{QBG} = \overline{\text{BG}} \cdot \overline{\text{ABB}} \cdot \overline{\text{ARTRY}}$ where ARTRY is asserted only during the cycle after $\overline{\text{AACK}}$. Note that the assertion of $\overline{\text{BR}}$ is not required for a qualified bus grant (for bus parking).

Negated—Indicates that the external device is not granted next address ownership.

Timing Comments Assertion—May occur on any cycle. Once the external device has assumed address bus ownership, it does not begin checking for $\overline{\text{BG}}$ again until the cycle after $\overline{\text{AACK}}$.

Negation—May occur when an external device must be kept from using the address bus. The external device may still assume address bus ownership on the cycle that $\overline{\text{BG}}$ is negated if it was asserted the previous cycle with other bus grant qualifications.

7.2.1.3 Address Bus Busy (\overline{ABB})

The address bus busy (\overline{ABB}) signal is both an input and an output signal.

7.2.1.3.1 Address Bus Busy (\overline{ABB})—Output

Following are the state meaning and timing comments for the \overline{ABB} output signal.

State Meaning	<p>Asserted—Indicates that the PowerQUICC II is the current address bus master. The PowerQUICC II may not assume address bus ownership in case a bus request is internally cancelled by the cycle a qualified \overline{BG} would have been recognized.</p> <p>Negated—Indicates that PowerQUICC II is not the current address bus master.</p>
Timing Comments	<p>Assertion—Occurs the cycle after a qualified \overline{BG} is accepted by PowerQUICC II and remains asserted for the duration of the address tenure.</p> <p>Turn-Off Sequencing—Negates for a fraction of a bus cycle (1/2 minimum, depends on clock mode) starting the cycle following the assertion of \overline{ACK}. It then goes to the high impedance state.</p>

7.2.1.3.2 Address Bus Busy (\overline{ABB})—Input

Following are the state meaning and timing comments for the \overline{ABB} input signal.

State Meaning	<p>Asserted—Indicates that external device is the address bus master.</p> <p>Negated—Indicates that the address bus may be available for use by the PowerQUICC II (see \overline{BG}). The PowerQUICC II also tracks the state of \overline{ABB} on the bus from the \overline{TS} and \overline{ACK} inputs. (See section on address arbitration phase.)</p>
Timing Comments	<p>Assertion—May occur whenever the PowerQUICC II must be prevented from using the address bus.</p> <p>Negation—May occur whenever the PowerQUICC II may use the address bus.</p>

7.2.2 Address Transfer Start Signal

In the internal only mode the address transfer start signal has no meaning.

Address transfer start signal are input and output signals that indicate that an address bus transfer has begun.

7.2.2.1 Transfer Start (\overline{TS})

The \overline{TS} signal is both an input and an output signal on the PowerQUICC II.

7.2.2.1.1 Transfer Start (\overline{TS})—Output

Following are the state meaning and timing comments for the \overline{TS} output signal.

State Meaning	<p>Asserted—Indicates that the PowerQUICC II has started a bus transaction and that the address bus and transfer attribute signals are valid. It is also an implied data</p>
----------------------	--

bus request if the transfer attributes TT[0–4] indicate that a data tenure is required for the transaction.

Negated—Has no special meaning during a normal transaction.

Timing Comments Assertion/Negation—Driven and asserted on the cycle after a qualified \overline{BG} is accepted by PowerQUICC II; remains asserted for one clock only. Negated for the remainder of the address tenure. Assertion is coincident with the first clock that \overline{ABB} is asserted.

High Impedance—Occurs the cycle following the assertion of \overline{AACK} (same cycle as \overline{ABB} negation).

7.2.2.2 Transfer Start (\overline{TS})—Input

Following are the state meaning and timing comments for the \overline{TS} input signal.

State Meaning Asserted—Indicates that another device has begun a bus transaction and that the address bus and transfer attribute signals are valid for snooping.

Negated—Has no special meaning.

Timing Comments Assertion/Negation—Must be asserted for one cycle only and then immediately negated. Assertion may occur at any time during the assertion of \overline{ABB} .

7.2.3 Address Transfer Signals

In internal only mode the memory controller uses these signals for glueless address transfers to memory and I/O devices.

The address transfer signals are used to transmit the address.

7.2.3.1 Address Bus (A[0–31])

The address bus (A[0–31]) consists of 32 signals that are both input and output signals.

7.2.3.1.1 Address Bus (A[0–31])—Output

Following are the state meaning and timing comments for the A[0–31] output signals.

State Meaning Content—Specifies the physical address of the bus transaction. For burst or extended operations, the address is a double-word.

Timing Comments Assertion/Negation—Driven valid on the same cycle that \overline{TS} is driven/asserted; remains driven/valid for the duration of the address tenure.

High Impedance—Occurs the cycle following the assertion of \overline{AACK} ; no precharge action performed on release.

7.2.3.1.2 Address Bus (A[0–31])—Input

Following are the state meaning and timing comments for the A[0–31] input signals.

State Meaning	Asserted—Indicates that another device has begun a bus transaction and that the address bus and transfer attribute signals are valid for snooping and in slave mode. Negated—Has no special meaning.
Timing Comments	Assertion/Negation—Must be valid on the same cycle that \overline{TS} is asserted; sampled by the processor only on this cycle.

7.2.4 Address Transfer Attribute Signals

In internal only mode the address transfer attribute signals have no meaning.

The transfer attribute signals are a set of signals that further characterize the transfer—such as the size of the transfer, whether it is a read or write operation, and whether it is a burst or single-beat transfer. For a detailed description of how these signals interact, see [Section 7.2.4, “Address Transfer Attribute Signals.”](#)

7.2.4.1 Transfer Type (TT[0–4])

The transfer type signals (TT[0–4]) consist of five input/output signals on the PowerQUICC II. For a complete description of TT[0–4] signals and transfer type encoding, see [Section 8.4.3.1, “Transfer Type Signal \(TT\[0–4\]\) Encoding.”](#)

7.2.4.1.1 Transfer Type (TT[0–4])—Output

Following are the state meaning and timing comments for the TT[0–4] output signals on the PowerQUICC II.

State Meaning	Asserted/Negated—Specifies the type of transfer in progress.
Timing Comments	Assertion/Negation—Same as A[0–31]. High Impedance—Same as A[0–31].

7.2.4.1.2 Transfer Type (TT[0–4])—Input

Following are the state meaning and timing comments for the TT[0–4] input signals on the PowerQUICC II.

State Meaning	Asserted/Negated—Specifies the type of transfer in progress for snooping by the PowerQUICC II.
Timing Comments	Assertion/Negation—Same as A[0–31].

7.2.4.2 Transfer Size (TSIZ[0–3])

The transfer size (TSIZ[0–3]) signals consist of four input/output signals on the PowerQUICC II, following are the state meaning and timing comments for the TSIZ[0–3] signals on the PowerQUICC II.

State Meaning	Asserted/Negated—Specifies the data transfer size for the transaction (see Section 8.4.3.3, “TBST and TSIZ[0–3] Signals and Size of Transfer”). During graphics transfer operations, these signals form part of the Resource ID (see \overline{TBST}).
Timing Comments	Assertion/Negation—Same as A[0–31].

High Impedance—Same as A[0–31].

7.2.4.3 Transfer Burst ($\overline{\text{TBST}}$)

The transfer burst ($\overline{\text{TBST}}$) signal is an input/output signal on the PowerQUICC II. Following are the state meaning and timing comments for the $\overline{\text{TBST}}$ output/input signal.

State Meaning Asserted—Indicates that a burst transfer is in progress (see [Section 8.4.3.3, “TBST and TSIZ\[0–3\] Signals and Size of Transfer”](#)). During graphics transfer operations, this signal forms part of the Resource ID field from the EAR as follows:

$\overline{\text{TBST}} \parallel \text{TSIZ}[0–3] = \text{EAR}[28–31]$. (See $\overline{\text{TBST}}$.)

Negated—Indicates that a burst transfer is not in progress.

Timing Comments Assertion/Negation—Same as A[0–31].

High Impedance—Same as A[0–31].

7.2.4.4 Global ($\overline{\text{GBL}}$)

The global ($\overline{\text{GBL}}$) signal is an input/output signal on the PowerQUICC II.

7.2.4.4.1 Global ($\overline{\text{GBL}}$)—Output

Following are the state meaning and timing comments for the $\overline{\text{GBL}}$ output signal.

State Meaning Asserted—Indicates that the transaction is global and should be snooped by other devices. $\overline{\text{GBL}}$ reflects the M bit (WIM bits) from the MMU except during certain transactions.

Negated—Indicates that the transaction is not global and should not be snooped by other devices.

Timing Comments Assertion/Negation—Same as A[0–31].

High Impedance—Same as A[0–31].

7.2.4.4.2 Global ($\overline{\text{GBL}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{GBL}}$ input signal.

State Meaning Asserted—Indicates that a transaction must be snooped by PowerQUICC II.

Negated—Indicates that a transaction should not be snooped by PowerQUICC II. (In addition, certain non-global transactions are snooped for reservation coherency.)

Timing Comments Assertion/Negation—Same as A[0–31].

7.2.4.5 Caching-Inhibited ($\overline{\text{CI}}$)—Output

The cache inhibit ($\overline{\text{CI}}$) signal is an output signal on the PowerQUICC II. Following are the state meaning and timing comments for $\overline{\text{CI}}$.

State Meaning	Asserted—Indicates that the transaction in progress should not be cached. CI reflects the I bit (WIM bits) from the MMU except during certain transactions. Negated—Indicates that the transaction should be cached.
Timing Comments	Assertion/Negation—Same as A[0–31]. High Impedance—Same as A[0–31].

7.2.4.6 Write-Through (\overline{WT})—Output

The write-through (\overline{WT}) signal is an output signal on the PowerQUICC II. Following are the state meaning and timing comments for \overline{WT} .

State Meaning	Asserted—Indicates that the transaction should operate in write-through mode. \overline{WT} reflects the W bit (WIM bits) from the MMU except during certain transactions. \overline{WT} may be asserted during read transactions. Negated—Indicates that the transaction should not operate in write-through mode.
Timing Comments	Assertion/Negation—Same as A[0–31]. High Impedance—Same as A[0–31].

7.2.5 Address Transfer Termination Signals

The address transfer termination signals are used to indicate either that the address phase of the transaction has completed successfully or must be repeated, and when it should be terminated. For detailed information about how these signals interact, see [Section 7.2.5, “Address Transfer Termination Signals.”](#)
The address transfer termination signals have no meaning in internal only mode.

7.2.5.1 Address Acknowledge (\overline{AACK})

The address acknowledge (\overline{AACK}) signal is an input/output on the PowerQUICC II.

7.2.5.1.1 Address Acknowledge (\overline{AACK})—Output

.Following are the state meaning and timing comments for \overline{AACK} as an output signal.

State Meaning	Asserted—Indicates that the address tenure of a transaction is terminated. On the cycle following the assertion of \overline{AACK} , the bus master releases the address-tenure-related signals to the high-impedance state and samples \overline{ARTRY} . Negated—Indicates that the address bus and the transfer attributes must remain driven, if negated during \overline{ABB} .
Timing Comments	Assertion—Occurs a programmable number of clocks after \overline{TS} or whenever \overline{ARTRY} conditions are resolved. Negation—Occurs one clock after assertion.

7.2.5.1.2 Address Acknowledge (\overline{AACK})—Input

Following are the state meaning and timing comments for \overline{AACK} as an input signal.

State Meaning	<p>Asserted—Indicates that a 60x bus slave is terminating the address tenure. On the cycle following the assertion of $\overline{\text{AACK}}$, the bus master releases the address tenure related signals to the high-impedance state and samples $\overline{\text{ARTRY}}$.</p> <p>Negated—Indicates that the address tenure must remain active and the address tenure related signals driven.</p>
Timing Comments	<p>Assertion—Occurs during the 60x bus slave access, at least two clocks after $\overline{\text{TS}}$.</p> <p>Negation—Occurs one clock after assertion.</p>

7.2.5.2 Address Retry ($\overline{\text{ARTRY}}$)

The address retry ($\overline{\text{ARTRY}}$) signal is both an input and output signal on the PowerQUICC II.

7.2.5.2.1 Address Retry ($\overline{\text{ARTRY}}$)—Output

Following are the state meaning and timing comments for $\overline{\text{ARTRY}}$ as an output signal.

State Meaning	<p>Asserted—Indicates that the PowerQUICC II detects a condition in which an address tenure must be retried. If the PowerQUICC II processor needs to update memory as a result of snoop that caused the retry, the PowerQUICC II asserts $\overline{\text{BR}}$ the second cycle after $\overline{\text{AACK}}$ if $\overline{\text{ARTRY}}$ is asserted.</p> <p>High Impedance—Indicates that the PowerQUICC II does not need the address tenure to be retried.</p>
Timing Comments	<p>Assertion—Asserted the third bus cycle following the assertion of $\overline{\text{TS}}$ if a retry is required.</p> <p>Negation—Occurs the second bus cycle after the assertion of $\overline{\text{AACK}}$. Since this signal may be simultaneously driven by multiple devices, it negates in a unique fashion. First the buffer goes to high impedance for a minimum of one-half processor cycle (dependent on the clock mode), then it is driven negated for one bus cycle before returning to high impedance.</p>

7.2.5.2.2 Address Retry ($\overline{\text{ARTRY}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{ARTRY}}$ input.

State Meaning	<p>Asserted—If the PowerQUICC II is the address bus master, $\overline{\text{ARTRY}}$ indicates that the PowerQUICC II must retry the preceding address tenure and immediately negate $\overline{\text{BR}}$ (if asserted). If the associated data tenure has started, the PowerQUICC II also aborts the data tenure immediately even if the burst data has been received. If the PowerQUICC II is not the address bus master, this input indicates that the PowerQUICC II should negate $\overline{\text{BR}}$ for one bus clock cycle immediately after external device asserts $\overline{\text{ARTRY}}$ to permit a copy-back operation to main memory. Note that the subsequent address presented on the address bus may not be the one that generated the assertion of $\overline{\text{ARTRY}}$.</p> <p>Negated/High Impedance—Indicates that the PowerQUICC II does not need to retry the last address tenure.</p>
----------------------	---

Timing Comments Assertion—May occur as early as the second cycle following the assertion of \overline{TS} and must occur by the bus clock cycle immediately following the assertion of \overline{AACK} if an address retry is required.

Negation—Must occur during the second cycle after the assertion of \overline{AACK} .

7.2.6 Data Bus Arbitration Signals

The data bus arbitration signals have no meaning in internal-only mode.

Like the address bus arbitration signals, data bus arbitration signals maintain an orderly process for determining data bus mastership. Note that there is no data bus arbitration signal equivalent to the address bus arbitration signal \overline{BR} (bus request), because, except for address-only transactions, \overline{TS} implies data bus requests. For a detailed description on how these signals interact, see [Section 8.5.1, “Data Bus Arbitration.”](#)

7.2.6.1 Data Bus Grant (\overline{DBG})

The data bus grant signal (\overline{DBG}) is an output/input on the PowerQUICC II.

7.2.6.1.1 Data Bus Grant (\overline{DBG})—Input

\overline{DBG} an input when PowerQUICC II is configured to an external arbiter. The following are the state meaning and timing comments for \overline{DBG} .

State Meaning Asserted—Indicates that the PowerQUICC II may, with the proper qualification, assume mastership of the data bus. The PowerQUICC II derives a qualified data bus grant when \overline{DBG} is asserted and \overline{DBB} and \overline{ARTRY} are negated; that is, the data bus is not busy (\overline{DBB} is negated), and there is no outstanding attempt to perform an \overline{ARTRY} of the associated address tenure.

Negated—Indicates that the PowerQUICC II must hold off its data tenures.

Timing Comments Assertion—May occur any time to indicate the PowerQUICC II is free to take data bus mastership. It is not sampled until \overline{TS} is asserted.

Negation—May occur at any time to indicate the PowerQUICC II cannot assume data bus mastership.

7.2.6.1.2 Data Bus Grant (\overline{DBG})—Output

\overline{DBG} signal is output when the PowerQUICC II configured to use the internal arbiter. Following are the state meaning and timing comments for the \overline{DBG} signal.

State Meaning Asserted—Indicates that the external device may, with the proper qualification, assume mastership of the data bus. A qualified data bus grant is defined as the assertion of \overline{DBG} , negation of \overline{DBB} , and negation of \overline{ARTRY} . The requirement for the \overline{ARTRY} signal is only for the address bus tenure associated with the data bus tenure about to be granted (that is, not for another address tenure available because of address pipelining).

Negated—Indicates that an external device is not granted mastership of the data bus.

Timing Comments Assertion—Occurs on the first clock in which the data bus is not busy and the processor has the highest priority outstanding data transaction.
Negation—Occurs one clock after assertion.

7.2.6.2 Data Bus Busy (\overline{DBB})

The data bus busy (\overline{DBB}) signal is both an input and output signal on the PowerQUICC II.

7.2.6.2.1 Data Bus Busy (\overline{DBB})—Output

Following are the state meaning and timing comments for the \overline{DBB} output signal.

State Meaning Asserted—Indicates that the PowerQUICC II is the data bus master. The PowerQUICC II always assumes data bus mastership if it needs the data bus and determines a qualified data bus grant (see \overline{DBG}).

Negated—Indicates that the PowerQUICC II is not using the data bus.

Timing Comments Assertion—Occurs during the bus clock cycle following a qualified \overline{DBG} .
Negation—Occurs for a minimum of one-half bus clock cycle following the assertion of the final \overline{TA} following \overline{TEA} or certain \overline{ARTRY} cases.
High Impedance—Occurs after \overline{DBB} is negated.

7.2.6.2.2 Data Bus Busy (\overline{DBB})—Input

Following are the state meaning and timing comments for the \overline{DBB} input signal.

State Meaning Asserted—Indicates that another device is bus master.

Negated—Indicates that the data bus is free (with proper qualification, see \overline{DBG}) for use by the PowerQUICC II.

Timing Comments Assertion—Must occur when the PowerQUICC II must be prevented from using the data bus.
Negation—May occur whenever the data bus is available.

7.2.7 Data Transfer Signals

Data transfer signals are used in the same way in both internal only and external master modes. Like the address transfer signals, the data transfer signals are used to transmit data and to generate and monitor parity for the data transfer. For a detailed description of how data transfer signals interact, see [Section 7.2.7, “Data Transfer Signals.”](#)

7.2.7.1 Data Bus (D[0–63])

The data bus (D[0–63]) states have the same meanings in both internal only mode external master mode. The data bus consists of 64 signals that are both inputs and outputs on the PowerQUICC II. Following are the state meaning and timing comments for the data bus.

- State Meaning** The data bus holds 8 byte lanes assigned as shown in [Table 7-2](#).
- Timing Comments** The number of times the data bus is driven depends on the transfer size, port size, and whether the transfer is a single-beat or burst operation.

7.2.7.1.1 Data Bus (D[0–63])—Output

Following are the state meaning and timing comments for the D[0–63] output signals.

- State Meaning** Asserted/Negated—Represents the state of data during a data write. Byte lanes not selected for data transfer do not supply valid data. PowerQUICC II duplicates data to enable valid data to be sent to different port sizes.
- Timing Comments** Assertion/Negation—Initial beat coincides with \overline{DBB} , for bursts, transitions on the bus clock cycle following each assertion of \overline{TA} and, for port size, transitions on the bus clock cycle following each assertion of \overline{PSDVAL} .
- High Impedance—Occurs on the bus clock cycle after the final assertion of \overline{TA} , \overline{TEA} , or certain ARTRY cases.

Table 7-1. Data Bus Lane Assignments

Data Bus Signals	Byte Lane
D0–D7	0
D8–D15	1
D16–D23	2
D24–D31	3
D32–D39	4
D40–D47	5
D48–D55	6
D56–D63	7

7.2.7.1.2 Data Bus (D[0–63])—Input

Following are the state meaning and timing comments for the D[0–63] input signals.

- State Meaning** Asserted/Negated—Represents the state of data during a data read transaction.
- Timing Comments** Assertion/Negation—Data must be valid on the same bus clock cycle that \overline{TA} and/or \overline{PSDVAL} is asserted.

7.2.7.2 Data Bus Parity (DP[0–7])

The eight data bus parity (DP[0–7]) signals both output and input signals.

7.2.7.2.1 Data Bus Parity (DP[0–7])—Output

Following are the state meaning and timing comments for the DP[0–7] output signals.

State Meaning Asserted/Negated—Represents odd parity for each of 8 bytes of data write transactions. Odd parity means that an odd number of bits, including the parity bit, are driven high. The signal assignments are listed in [Table 7-2](#).

Table 7-2. DP[0–7] Signal Assignments

Signal Name	Data Bus Signal Assignments
DP0	D[0–7]
DP1	D[8–15]
DP2	D[16–23]
DP3	D[24–31]
DP4	D[32–39]
DP5	D[40–47]
DP6	D[48–55]
DP7	D[56–63]

Timing Comments Assertion/Negation—The same as the data bus.
High Impedance—The same as the data bus.

7.2.7.2.2 Data Bus Parity (DP[0–7])—Input

Following are the state meaning and timing comments for the DP input signals.

State Meaning Asserted/Negated—Represents odd parity for each byte of read data. Parity is checked on all data byte lanes, regardless of the size of the transfer. Detected even parity causes a checkstop if data parity errors are enabled in the BCS[PAR_EN].

Timing Comments Assertion/Negation—The same as D[0–63].

7.2.8 Data Transfer Termination Signals

Data termination signals are required after each data beat in a data transfer. Note that in a single-beat transaction that is not a port-size transfer, the data termination signals also indicate the end of the tenure. In burst or port size accesses, the data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat. For a detailed description of how these signals interact, see [Section 8.5, “Data Tenure Operations.”](#)

7.2.8.1 Transfer Acknowledge ($\overline{\text{TA}}$)

The transfer acknowledge ($\overline{\text{TA}}$) signal is both input and output on the PowerQUICC II.

7.2.8.1.1 Transfer Acknowledge ($\overline{\text{TA}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{TA}}$ input signal.

State Meaning Asserted—Indicates that a single-beat data transfer completed successfully or that a data beat in a burst transfer completed successfully. Note that $\overline{\text{TA}}$ must be

asserted for each data beat in a burst transaction. For more information, see [Section 8.5.3, “Data Bus Transfers and Normal Termination.”](#)

Negated—(During assertion of $\overline{\text{DBB}}$) indicates that, until $\overline{\text{TA}}$ is asserted, the PowerQUICC II must continue to drive the data for the current write or must wait to sample the data for reads.

Timing Comments

Assertion—Depends on whether or not the PCI controller can initiate 60x bus global transactions when the address retry mechanism is in use:

PCI controller is not used or cannot initiate global transactions—Assertion must occur at least one cycle following $\overline{\text{AACK}}$ for the current transaction; otherwise, assertion may occur at any time during the assertion of $\overline{\text{DBB}}$. The system can withhold assertion of $\overline{\text{TA}}$ to indicate that the PowerQUICC II should insert wait states to extend the duration of the data beat.

PCI controller can initiate global transactions—Assertion must occur at least one clock cycle following $\overline{\text{AACK}}$ for the current transaction and at least one clock cycle after $\overline{\text{ARTRY}}$ can be asserted.

Negation—Must occur after the bus clock cycle of the final (or only) data beat of the transfer. For a burst transfer, the system can assert $\overline{\text{TA}}$ for one bus clock cycle and then negate it to advance the burst transfer to the next beat and insert wait states during the next beat. (Note: when configured for 1:1 clock mode and is performing a burst read into the data cache, the PowerQUICC II requires two wait states between the assertion of $\overline{\text{TS}}$ and the first assertion of $\overline{\text{TA}}$ for that transaction, or one wait state for 1.5:1 clock mode.)

7.2.8.1.2 Transfer Acknowledge ($\overline{\text{TA}}$)—Output

Following are the state meaning and timing comments for $\overline{\text{TA}}$ as an output signal.

State Meaning

Asserted—Indicates that the data has been latched for a write operation, or that the data is valid for a read operation, thus terminating the current data beat. If it is the last or only data beat, this also terminates the data tenure.

Negated—Indicates that master must extend the current data beat (insert wait states) until data can be provided or accepted by the PowerQUICC II.

Timing Comments

Assertion—Depends on whether or not the PCI controller can initiate 60x bus global transactions when the address retry mechanism is in use:

PCI controller is not used or cannot initiate global transactions—Assertion must occur at least one cycle following $\overline{\text{AACK}}$ for the current transaction; occurs on the clock in which the current data transfer can be completed.

PCI controller can initiate global transactions—Assertion must occur at least one clock cycle following $\overline{\text{AACK}}$ for the current transaction and at least one clock cycle after $\overline{\text{ARTRY}}$ can be asserted.

Negation—Occurs after the clock cycle of the final (or only) data beat of the transfer. For a burst transfer, $\overline{\text{TA}}$ may be negated between beats to insert one or more wait states before the completion of the next beat.

7.2.8.2 Transfer Error Acknowledge ($\overline{\text{TEA}}$)

The transfer error acknowledge ($\overline{\text{TEA}}$) signal is both input and output on the PowerQUICC II.

7.2.8.2.1 Transfer Error Acknowledge ($\overline{\text{TEA}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{TEA}}$ input signal.

State Meaning	Asserted—Indicates that a bus error occurred. The assertion of $\overline{\text{TEA}}$ causes the negation/high impedance of $\overline{\text{DBB}}$ in the next clock cycle. However, data entering the PowerQUICC II internal memory resources such as GPRs or caches are not invalidated.
	Negated—Indicates that no bus error was detected.
Timing Comments	Assertion—May be asserted while $\overline{\text{DBB}}$ is asserted and for the cycle after is $\overline{\text{TA}}$ is asserted during a read operation. $\overline{\text{TEA}}$ should be asserted for one cycle only.
	Negation— $\overline{\text{TEA}}$ must be negated no later than the negation of $\overline{\text{DBB}}$.

7.2.8.2.2 Transfer Error Acknowledge ($\overline{\text{TEA}}$)—Output

Following are the state meaning and timing comments for the $\overline{\text{TEA}}$ output.

State Meaning	Asserted—Indicates that a bus error has occurred. Assertion of $\overline{\text{TEA}}$ terminates the transaction in progress; that is, asserting $\overline{\text{TA}}$ is unnecessary because it is ignored by the target device. An unsupported memory transaction, such as a direct-store access or a graphics read or write, causes the assertion of $\overline{\text{TEA}}$ (provided $\overline{\text{TEA}}$ is enabled and the address transfer matches the PowerQUICC II memory map).
	Negated—Indicates that no bus error was detected.
Timing Comments	Assertion—Occurs on the first clock after the bus error is detected.
	Negation—Occurs one clock after assertion.

7.2.8.3 Partial Data Valid Indication ($\overline{\text{PSDVAL}}$)

The partial data valid indication ($\overline{\text{PSDVAL}}$) is both an input and output on the PowerQUICC II.

7.2.8.3.1 Partial Data Valid ($\overline{\text{PSDVAL}}$)—Input

Following are the state meaning and timing comments for the $\overline{\text{PSDVAL}}$ input signal. Note that $\overline{\text{TA}}$ asserts with $\overline{\text{PSDVAL}}$ to indicate the termination of the current transfer and for each complete data beat in burst transactions.

State Meaning	Asserted—Indicates that a beat data transfer completed successfully. Note that $\overline{\text{PSDVAL}}$ must be asserted for each data beat in a single beat, port size and burst
----------------------	---

transaction,. For more information, see [Section 8.5.5, “Port Size Data Bus Transfers and PSDVAL Termination.”](#)

Negated—(During $\overline{\text{DBB}}$) indicates that, until $\overline{\text{PSDVAL}}$ is asserted, the PowerQUICC II must continue to drive the data for the current write or must wait to sample the data for reads.

Timing Comments

Assertion—Must not occur before $\overline{\text{AACK}}$ for the current transaction (if the address retry mechanism is to be used to prevent invalid data from being used by the PowerQUICC II); otherwise, assertion may occur at any time during the assertion of $\overline{\text{DBB}}$. The system can withhold assertion of $\overline{\text{PSDVAL}}$ to indicate that the PowerQUICC II should insert wait states to extend the duration of the data beat.

Negation—Must occur after the bus clock cycle of the final (or only) data beat of the transfer. For a burst and/or port size transfer, the system can assert $\overline{\text{PSDVAL}}$ for one bus clock cycle and then negate it to insert wait states during the next beat. (Note: when the PowerQUICC II Processor is configured for 1:1 clock mode and is performing a burst read into the data cache, the PowerQUICC II requires two wait state between the assertion of $\overline{\text{TS}}$ and the first assertion of $\overline{\text{PSDVAL}}$ for that transaction, or 1 wait state for 1.5:1 clock mode.)

7.2.8.3.2 Partial Data Valid ($\overline{\text{PSDVAL}}$)—Output

Following are the state meaning and timing comments for $\overline{\text{PSDVAL}}$ as an output signal.

State Meaning

Asserted—Indicates that the data has been latched for a write operation, or that the data is valid for a read operation, thus terminating the current data beat. If it is the last or only data beat, this also terminates the data tenure.

Negated—Indicates that the master must extend the current data beat (insert wait states) until data can be provided or accepted by the PowerQUICC II.

Timing Comments

Assertion—Occurs on the clock in which the current data transfer can be completed.

Negation—Occurs after the clock cycle of the final (or only) data beat of the transfer. For a burst transfer, $\overline{\text{PSDVAL}}$ may be negated between beats to insert one or more wait states before the completion of the next beat.

Chapter 8

The 60x Bus

The 60x bus, which is used by processors that implement the PowerPC architecture, provides flexible support for the on-chip MPC603 processor as well as other internal and external bus devices. The 60x bus supports 32-bit addressing, a 64-bit data bus, and burst operations that transfer as many as 256 bits of data in a four-beat burst. The 60x data bus can be accessed in 8-, 16-, 32-, and 64-bit data ports. The 60x bus supports accesses of 1, 2, 3, and 4 bytes, aligned or unaligned, on 4-byte (word) boundaries; it also supports 64-, 128-, 192-, and 256-bit accesses.

The address and data buses support synchronous, one-level pipeline transactions. The 60x bus interface can be configured to support both external and internal masters or internal masters only.

8.1 Terminology

Table 8-1 defines terms used in this chapter.

Table 8-1. Terminology

Term	Definition
Atomic	A bus access that attempts to be part of a read-write operation to the same address uninterrupted by any other access to that address. The PowerQUICC II initiates the read and write separately, but signals the memory system that it is attempting an atomic operation. If the operation fails, status is kept so that PowerQUICC II can try again.
Beat	A single state on the PowerQUICC II interface that may extend across multiple bus cycles. (An PowerQUICC II transaction can be composed of multiple address or data beats.)
Burst	A multiple-beat data transfer whose total size is typically equal to a cache block size (in PowerQUICC II: 32 bytes, or 4 data beats at 8 bytes per beat).
Cache block	The PowerPC architecture defines the basic unit of coherency as a cache block, which can be considered the same thing as a cache line.
Clean	An operation that causes a cache block to be written to memory if modified, and then left in a valid, unmodified state in the cache.
Flush	An operation that causes a cache block to be invalidated in the cache, and its data, if modified, to be written back to main memory.
Kill	An operation that causes a cache block to be invalidated in the cache without writing any modified data to memory.
Lane	A sub-grouping of signals within a bus. An 8-bit section of the address or data bus may be referred to as a byte lane for that bus.
Master	The device that owns the address or data bus, the device that initiates or requests the transaction.
Modified	Identifies a cache block The M state in a MESI or MEI protocol.

Table 8-1. Terminology (continued)

Term	Definition
Parking	Granting potential bus mastership without requiring a bus request from that device. This eliminates the arbitration delay associated with the bus request.
Pipelining	Initiating a bus transaction before the current one finishes. This involves running an address tenure for a new bus transaction before the data tenure for a current bus transaction completes.
Slave	The device addressed by the master. The slave is identified in the address tenure and is responsible for sourcing or sinking the requested data for the master during the data tenure.
Snooping	Monitoring addresses driven by a bus master to detect the need for coherency actions.
Split-transaction	A transaction with separate request and response tenures.
Tenure	The period of bus mastership. For PowerQUICC II, there can be separate address bus tenures and data bus tenures.
Transaction	A complete exchange between two bus devices. A typical transaction is composed of an address tenure and a data tenure, which may overlap or occur separately from the address tenure. A transaction can minimally consist of an address tenure alone.

8.2 Bus Configuration

The 60x bus supports separate bus configurations for internal masters and external bus masters.

- Single-PowerQUICC II bus mode connects external devices by using only the memory controller. This is described in [Section 8.2.1, “Single-PowerQUICC II Bus Mode.”](#)
- The 60x-compatible bus mode, described in [Section 8.2.2, “60x-Compatible Bus Mode,”](#) enables connections to other masters and 60x-bus slaves, such as an external L2 cache controller.

The figures in the following sections show how the PowerQUICC II can be connected in these two configurations.

8.2.1 Single-PowerQUICC II Bus Mode

In single-PowerQUICC II bus mode, the PowerQUICC II is the only bus device in the system. The internal memory controller controls all devices on the external pins. [Figure 8-1](#) shows the signal connections for single-PowerQUICC II bus mode.




Figure 8-1. Single-PowerQUICC II Bus Mode

NOTE

In single-PowerQUICC II bus mode, the PowerQUICC II uses the address bus as a memory address bus. Slaves cannot use the 60x bus signals because the addresses have memory timing, not address tenure timing.

8.2.2 60x-Compatible Bus Mode

The 60x-compatible bus mode can include one or more potential external masters (for example, an L2 cache, an ASIC DMA, a high-end processor that implements the PowerPC architecture, or a second PowerQUICC II). When operating in a multiprocessor configuration, the PowerQUICC II snoops bus

operations and maintains coherency between the primary caches and main memory. Figure 8-2 shows how an external processor is attached to the PowerQUICC II.




Figure 8-2. 60x-Compatible Bus Mode

8.3 60x Bus Protocol Overview

Typically, 60x bus accesses consist of address and data tenures, which in turn each consist of three phases—arbitration, transfer, and termination, as shown in Figure 8-3. The independence of the tenures is indicated by showing the data tenure overlap the next address tenure, which allows split-bus transactions to be implemented at the system level in multiprocessor systems. Figure 8-3 shows a data transfer that consists of a single-beat transfer of as many as 256 bits. Four-beat burst transfers of 32-byte cache blocks

require data transfer termination signals for each beat of data. Note that the PowerQUICC II supports port sizes of 8, 16, 32, and 64 bits and requires the additional bus signal, $\overline{\text{PSDVAL}}$, which is not defined by the 60x bus specification. For more information, see [Section 8.5.5, “Port Size Data Bus Transfers and PSDVAL Termination.”](#)




Figure 8-3. Basic Transfer Protocol

The basic functions of the address and data tenures are as follows:

- Address tenure
 - Arbitration: Address bus arbitration signals are used to request and grant address bus mastership.
 - Transfer: After a device is granted address bus mastership, it transfers the address. The address signals and the transfer attribute signals control the address transfer.
 - Termination: After the address transfer, the system acknowledges that the address tenure is complete or that it must be repeated, signalled by the assertion of the address retry signal ($\overline{\text{ARTRY}}$).
- Data tenure
 - Arbitration: After the address tenure begins, the bus device arbitrates for data bus mastership.
 - Transfer: After the device is granted data bus mastership, it samples the data bus for read operations or drives the data bus for write operations.
 - Termination: Acknowledgment of a successful data transfer is required after each beat in a data transfer. In single-beat transactions, the data termination signals also indicate the end of the tenure. In burst or port-size accesses, data termination signals indicate the completion of individual beats and, after the final data beat, the end of the tenure.

8.3.1 Arbitration Phase

The external bus design permits one device (either the PowerQUICC II or a bus-attached external device) to be granted bus mastership at a time. Bus arbitration can be handled either by an external central bus arbiter or by the internal on-chip arbiter. In the latter case, the system is optimized for three external bus masters besides the PowerQUICC II. The arbitration configuration (external or internal) is determined at

system reset by sampling configuration pins. See [Section 4.3.2.2, “60x Bus Arbiter Configuration Register \(PPC_ACR\),”](#) for more information.

The PowerQUICC II controls bus access through the bus request (\overline{BR}) and bus grant (\overline{BG}) signals. It determines the state of the address and data bus busy signals by monitoring \overline{DBG} , \overline{TS} , \overline{AACK} , and \overline{TA} , and it qualifies them with \overline{ABB} and \overline{DBB} .

The following signals are used for address bus arbitration:

- \overline{BR} (bus request)—A device asserts \overline{BR} to request address bus mastership.
- \overline{BG} (bus grant)—Assertion indicates that a bus device may, with proper qualification, assume mastership of the address bus. A qualified bus grant occurs when \overline{BG} is asserted while \overline{ABB} and \overline{ARTRY} are negated.
- \overline{ABB} (address bus busy)—A device asserts \overline{ABB} to indicate it is the current address bus master. Note that if all devices assert \overline{ABB} with \overline{TS} and would normally negate \overline{ABB} after \overline{AACK} is asserted, the devices can ignore \overline{ABB} because the PowerQUICC II can internally generate \overline{ABB} . The PowerQUICC II's \overline{ABB} , if enabled, must be tied to a pull-up resistor.

The following signals are used for data bus arbitration:

- \overline{DBG} (data bus grant)—Indicates that a bus device can, with the proper qualification, assume data bus mastership. A qualified data bus grant occurs when \overline{DBG} is asserted while \overline{DBB} and \overline{ARTRY} are negated.
- \overline{DBB} (data bus busy)—Assertion by the device indicates that the device is the current data bus master. The device master always assumes data bus mastership if it needs the data bus and is given a qualified data bus grant (see \overline{DBG}). Note that if all devices assert \overline{DBB} in conjunction with qualified data bus grant and would normally negate \overline{DBB} after the last \overline{TA} is asserted, the devices can ignore \overline{DBB} because the PowerQUICC II can generate \overline{DBB} internally. The PowerQUICC II's \overline{DBB} signal, if enabled, must be tied to a pull-up resistor.

The following is a summary of rules for arbitration:

- Preference among devices is determined at the request level. The PowerQUICC II supports eight levels of bus requests.
- When no bus device is requesting the address bus, the PowerQUICC II parks the device selected in the arbiter configuration register on the bus.

For more information, see [Section 4.3.2.2, “60x Bus Arbiter Configuration Register \(PPC_ACR\).”](#)

8.3.2 Address Pipelining and Split-Bus Transactions

The 60x bus protocol provides independent address and data bus capability to support pipelined and split-bus transaction system organizations. Address pipelining allows the next address tenure to begin before the current data tenure has finished. Although this ability does not inherently reduce memory latency, support for address pipelining and split-bus transactions can greatly improve effective bus/memory throughput. These benefits are most fully realized in shared-memory, multiple-master implementations where bus bandwidth is critical to system performance.

External arbitration (as provided by the PowerQUICC II) is required in systems in which multiple devices share the system bus. The PowerQUICC II uses the address acknowledge ($\overline{\text{AACK}}$) signal to control pipelining. The PowerQUICC II supports both one- and zero-level bus pipelining. One-level pipelining is achieved by asserting $\overline{\text{AACK}}$ to the current address bus master and granting mastership of the address bus to the next requesting master before the current data bus tenure has completed. Two address tenures can occur before the current data bus tenure completes. The PowerQUICC II also supports non-pipelined accesses.

8.4 Address Tenure Operations

This section describes the three phases of the address tenure—address bus arbitration, address transfer, and address termination.

8.4.1 Address Arbitration

Bus arbitration can be handled either by an external arbiter or by the internal on-chip arbiter. The arbitration configuration (external or internal) is chosen at system reset. For internal arbitration, the PowerQUICC II provides arbitration for the 60x address bus and the system is optimized for three external bus masters besides the PowerQUICC II. The bus request ($\overline{\text{BR}}$) for the external device is an external input to the arbiter. The bus grant signal for the external device ($\overline{\text{BG}}$) is output to the external device. The $\overline{\text{BG}}$ signal asserted by PowerQUICC II's on-chip arbiter is asserted one clock after the current master on the bus has asserted $\overline{\text{AACK}}$; therefore, it can be called a qualified $\overline{\text{BG}}$. Assuming that all potential masters negate $\overline{\text{ABB}}$ one clock after receiving $\overline{\text{AACK}}$, the device receiving $\overline{\text{BG}}$ can start the address tenure (by asserting $\overline{\text{TS}}$) one clock after receiving $\overline{\text{BG}}$. In addition to the external signals, there are internal request and grant signals for the PowerQUICC II processor, communications processor, refresh controller, and the PCI internal bridge. Bus accesses are prioritized, with programmable priority. When a PowerQUICC II's internal master needs the 60x bus, it asserts the internal bus request along with the request level. The arbiter asserts the internal bus grant for the highest priority request.

The PowerQUICC II supports address bus parking through the use of the parked master bits in the arbiter configuration register. The PowerQUICC II parks the address bus (asserts the address bus grant signal in anticipation of an address bus request) to the external master or internal masters. When a device is parked, the arbiter can hold $\overline{\text{BG}}$ asserted for a device even if that device has not requested the bus. Therefore, when the parked device needs to perform a bus transaction, it skips the bus request delay and assumes address bus mastership on the next cycle. For this case, $\overline{\text{BR}}$ is not asserted and the access latency seen by the device is shortened by one cycle.

The PowerQUICC II and external device bus devices qualify $\overline{\text{BG}}$ by sampling $\overline{\text{ARTRY}}$ in the negated state prior to taking address bus mastership. The negation of $\overline{\text{ARTRY}}$ during the address retry window (one cycle after the assertion of $\overline{\text{AACK}}$) indicates that no address retry is requested. If a device detects $\overline{\text{ARTRY}}$ asserted, it cannot accept a address bus grant during the $\overline{\text{ARTRY}}$ cycle or the cycle following. A device that asserts $\overline{\text{ARTRY}}$ due to a modified cache block hit, for example, asserts its bus request during the cycle after the assertion of $\overline{\text{ARTRY}}$ and assumes bus mastership for the cache block push when it is given a bus grant.

The series of address transfers in [Figure 8-4](#) shows the transfer protocol when the PowerQUICC II is configured in 60x-compatible bus mode. In this example, PowerQUICC II is initially parked on the bus

with $\overline{BG_INT}$ -asserted (note that $\overline{BG_INT}$ is an internal signal not seen by the user at the pins), which lets it start an address bus tenure by asserting \overline{TS} . During the same clock cycle, the external master's bus request is asserted to request access to the 60x bus, thereby causing the negation of $\overline{BG_INT}$ internally and the assertion of \overline{BG} at the pin. Following PowerQUICC II's address tenure, the external master takes the bus and initiates its address transaction. The on-chip arbiter samples \overline{BR} during the clock cycle in which \overline{AACK} is asserted; if \overline{BR} is not asserted (no pending request), it negates \overline{BG} and asserts the parked bus grant ($\overline{BG_INT}$ in this example).

The master can assert \overline{BR} and receive a qualified bus grant without subsequently using the bus. It can negate (cancel) \overline{BR} before accepting a qualified bus grant. This can occur when a replacement copyback transaction waiting to be run on the bus is killed by a snoop of another bus master. This can also occur when the reservation set by a pending *stwcx.* transaction is cancelled by a snoop of another master. In both cases, the pending transaction by the processor is cancelled and \overline{BR} is negated.




Figure 8-4. Address Bus Arbitration with External Bus Master

8.4.2 Address Pipelining

The PowerQUICC II supports one-level address pipelining by asserting \overline{AACK} to the current bus master when its data tenure starts and by granting the address bus to the next requesting device before the current data bus tenure completes. Address pipelining improves data throughput by allowing the memory-control hardware to decode a new set of address and control signals while the current data transaction finishes. The PowerQUICC II pipelines data bus operations in strict order with the associated address operations. Figure 8-5 shows how address pipelining allows address tenures to overlap the associated data tenures.




Figure 8-5. Address Pipelining

8.4.3 Address Transfer Attribute Signals

During the address transfer, the address is placed on the address signals, A[0–31]. The bus master provides other signals that characterize the address transfer—transfer type (TT[0–4]), transfer code (TC[0–2]), transfer size (TSIZ[0–3]), and transfer burst ($\overline{\text{TBST}}$) signals. These signals are discussed in the following sections.

8.4.3.1 Transfer Type Signal (TT[0–4]) Encoding

The transfer type signals define the nature of the transfer requested. They indicate whether the operation is an address-only transaction or whether both address and data are to be transferred. [Table 8-2](#) describes the PowerQUICC II's action as master, slave, and snooper.

Table 8-2. Transfer Type Encoding

TT[0–4] ¹	60x Bus Specification ²		PowerQUICC II as Bus Master		PowerQUICC I as Snooper	PowerQUICC II as Slave
	Command	Transaction	Bus Trans.	Transaction Source	Action on Hit	Action on Slave Hit
00000	Clean block	Address only	Address only (if enabled)	dcbst (if enabled)	Not applicable	$\overline{\text{AACK}}$ asserted; PowerQUICC II takes no further action.
00100	Flush block	Address only	Address only (if enabled)	dcbf (if enabled)	Not applicable	$\overline{\text{AACK}}$ is asserted; PowerQUICC II takes no further action.
01000	sync	Address only	Address only (if enabled)	sync (if enabled)	Not applicable	Assert $\overline{\text{AACK}}$. $\overline{\text{BG}}$ is negated until PowerQUICC II buffers are flushed.
01100	Kill block	Address only	Address only	dcbz or dcbi (if enabled)	Flush, cancel reservation	$\overline{\text{AACK}}$ is asserted.
10000	ei $\overline{\text{eio}}$	Address only	Address only (if enabled)	ei$\overline{\text{eio}}$ (if enabled)	Not applicable	Assert $\overline{\text{AACK}}$. $\overline{\text{BG}}$ is negated until PowerQUICC II buffers are flushed.
101 00	Graphics write	Single-beat write	Single-beat write (non-GLB)	ecowx	Not applicable	No action.
11000	TLB invalidate	Address only	Not applicable	Not applicable	Not applicable	$\overline{\text{AACK}}$ is asserted; PowerQUICC II takes no further action.
11100	Graphics read	Single-beat read	Single-beat read (non-GBL)	eciwx	Not applicable	PowerQUICC II takes no action.
00001	lwarx reservation set	Address only	Not applicable	Not applicable	Not applicable	Address-only operation. $\overline{\text{AACK}}$ is asserted; PowerQUICC II takes no further action.
00101	Reserved	—	Not applicable	Not applicable	Not applicable	Illegal
01001	tlbsync	Address only	Not applicable	Not applicable	Not applicable	Address-only operation. $\overline{\text{AACK}}$ is asserted; PowerQUICC II takes no further action.
01101	icbi	Address only	Not applicable	Not applicable	Not applicable	Address-only operation. $\overline{\text{AACK}}$ is asserted; PowerQUICC II takes no further action.

Table 8-2. Transfer Type Encoding (continued)

TT[0-4] ¹	60x Bus Specification ²		PowerQUICC II as Bus Master		PowerQUICC I as Snooper	PowerQUICC II as Slave
	Command	Transaction	Bus Trans.	Transaction Source	Action on Hit	Action on Slave Hit
1XX01	Reserved for customer	—	Not applicable	Not applicable	Not applicable	Illegal
00010	WR w/flush	Single-beat write or Burst	Single-beat write	CI, WT store, or non-processor master under	Flush, cancel reservation	Write, assert \overline{AACK} and \overline{TA} .
00110	WR w/Kill	Burst	Burst (non-GLB)	Castout, ca-op push, or snoop copyback	Kill, cancel reservation	Write, assert \overline{AACK} and \overline{TA} .
01010	Read	Single-beat read or burst	Single-beat read	CI load, CI I-fetch or nonprocessor master	Clean or flush	Read, assert \overline{AACK} and \overline{TA} .
01110	Read with intent to modify	Burst	Burst	Load miss, store miss, or I-fetch	Flush	Read, assert \overline{AACK} and \overline{TA} .
10010	WR w/flush atomic	Single-beat write	Single-beat write	stwcx	Flush, cancel reservation	Write, assert \overline{AACK} and \overline{TA}
10110	Reserved	Not applicable	Not applicable	Not applicable	Not applicable	Illegal
11010	Read atomic	Single-beat read or burst	Single-beat read	lwarx (CI load)	Clean or flush	Read, assert \overline{AACK} and \overline{TA}
11110	Read with intent to modify atomic	Burst	Burst	lwarx (load miss)	Flush	Read, assert \overline{AACK} and \overline{TA}
00011	Reserved	—	Not applicable	Not applicable	Not applicable	Illegal
00111	Reserved	—	Not applicable	Not applicable	Not applicable	Illegal
01011	Read with no intent to cache	Single-beat read or burst	Not applicable	Not applicable	Clean	Read, assert \overline{AACK} and \overline{TA}
01111	Reserved	—	Not applicable	Not applicable	Not applicable	Illegal
1XX11	Reserved for customer	—	Not applicable	Not applicable	Not applicable	Illegal

¹ TT1 can be interpreted as a read-versus-write indicator for the bus.

² This column specifies the TT encoding for the general 60x protocol. The processor generates or snoops only a subset of those encodings.

NOTE

Regarding [Table 8-2](#):

- For reads, the processor cleans or flushes during a snoop based on the $\overline{\text{TBST}}$ input. The processor cleans for single-beat reads ($\overline{\text{TBST}}$ negated) to emulate read-with-no-intent-to-cache operations.
- Castouts and snoop copybacks are generally marked as non-global and are not snooped (except for reservation monitoring). However, other masters performing DMA write operations with the same TT encoding and marked as a global WR operation (whether global or non-global) will cancel an active reservation during a snoop hit in the reservation register (independent of a snoop hit in the cache).
- A non-processor read can cause the internal processor to invalidate the corresponding cache line if it exists.

8.4.3.2 Transfer Code Signals TC[0–2]

The transfer code signals, TC[0–2], provide supplemental information about the corresponding address (mainly regarding the source of the transaction). Note that TC x signals can be used with the TT[0–4] and $\overline{\text{TBST}}$ to further define the current transaction.

Table 8-3. Transfer Code Encoding for 60x Bus

TC[0–2]	60x Bus	
	Read	Write
000	Core data transaction	Any write
001	Core touch load	—
010	Core instruction fetch	—
011	Reserved	—
100		
101	Reserved	
110	DMA function code 0	
111	DMA function code 1	

8.4.3.3 $\overline{\text{TBST}}$ and TSIZ[0–3] Signals and Size of Transfer

As shown in [Table 8-4](#), the transfer size signals (TSIZ[0–3]) and the transfer burst signal ($\overline{\text{TBST}}$) together indicate the size of the requested data transfer. These signals can be used with address bits A[27–31] and the device port size to determine which portion of the data bus contains valid data for a write transaction or which portion of the bus should contain valid data for a read transaction.

The PowerQUICC II uses four double-word burst transactions for transferring cache blocks. For these transactions, TSIZ[0–3] are encoded as 0b0010, and address bits A[27–28] determine which double-word is sent first.

The PowerQUICC II supports critical-word-first burst transactions (double-word-aligned) from the processor. The PowerQUICC II transfers the critical double word of data first, followed by the double words from increasing addresses, wrapping back to the beginning of the eight-word block as required.

Table 8-4. Transfer Size Signal Encoding

$\overline{\text{TBST}}$	TSIZ[0-3]	Transfer Size	Comments	Source
Negated	0 0 0 1	1 Byte	Byte	Core and DMA
Negated	0 0 1 0	2 Bytes	Half-word	Core and DMA
Negated	0 0 1 1	3 Bytes	—	Core and DMA
Negated	0 1 0 0	4 Bytes	Word	Core and DMA
Negated	0 1 0 1	5 Bytes	Extended 5 bytes	SDMA (PowerQUICC II only)
Negated	0 1 1 0	6 Bytes	Extended 6 bytes	SDMA (PowerQUICC II only)
Negated	0 1 1 1	7 Bytes	Extended 7 bytes	SDMA (PowerQUICC II only)
Negated	0 0 0 0	8 Bytes	Double-word (maximum data bus size)	Core and DMA
Negated	1 0 0 1	16 Bytes	Extended double double-word	SDMA (PowerQUICC II only)
Negated	1 0 1 0	24 Bytes	Extended triple double-word	SDMA (PowerQUICC II only)
Asserted	0 0 1 0	32 bytes	Quad double-word (4 maximum data beats)	Core and DMA

NOTE

The basic coherency size of the bus is 32 bytes for the processor (cache-block size). Data transfers that cross an aligned 32-byte boundary must present a new address onto the bus at that boundary for proper snoop operation, or must operate as non-coherent with respect to the PowerQUICC II.

8.4.3.4 Burst Ordering During Data Transfers

During burst transfers, 32 bytes of data (one cache block) are transferred to or from the cache. Burst write transfers are performed zero double-word-first. However, because burst reads are performed critical-double-word-first, a burst-read transfer may not start with the first double word of the cache block and the cache-block-fill operation may wrap around the end of the cache block. [Table 8-5](#) describes PowerQUICC II burst ordering.

Table 8-5. Burst Ordering

Data Transfer	Double-Word Starting Address:			
	A[27–28] = 00 ¹	A[27–28] = 01	A[27–28] = 10	A[27–28] = 11
1st data beat	DW0 ²	DW1	DW2	DW3
2nd data beat	DW1	DW2	DW3	DW0
3rd data beat	DW2	DW3	DW0	DW1
4th data beat	DW3	DW0	DW1	DW2

¹ A[27–28] specifies the first double word of the 32-byte block being transferred; any subsequent double words must wrap-around the block. A[29–31] are always 0b000 for burst transfers by the PowerQUICC II.

² DWx represents the double word that would be addressed by A[27–28] = x if a nonburst transfer were performed.

Each data beat is terminated with an assertion of \overline{TA} .

8.4.3.5 Effect of Alignment on Data Transfers

Table 8-6 lists the aligned transfers that can occur to and from the PowerQUICC II. These are transfers in which the data is aligned to an address that is an integer multiple of the size of the data. For example, Table 8-6 shows that 1-byte data is always aligned; however, a 4-byte word must reside at an address that is a multiple of 4 to be aligned.

In Figure 8-6, Table 8-6, and Table 8-7, OP0 is the most-significant byte of a word operand and OP7 is the least-significant byte.

Table 8-6. Aligned Data Transfers

Program Transfer Size	TSIZ[0–3]	A[29–31]	Data Bus Byte Lanes							
			D0...		...D31		D32...		...D63	
			B0	B1	B2	B3	B4	B5	B6	B7
Byte	0 0 0 1	0 0 0	OP0 ¹	— ²	—	—	—	—	—	—
	0 0 0 1	0 0 1	—	OP1	—	—	—	—	—	—
	0 0 0 1	0 1 0	—	—	OP2	—	—	—	—	—
	0 0 0 1	0 1 1	—	—	—	OP3	—	—	—	—
	0 0 0 1	1 0 0	—	—	—	—	OP4	—	—	—
	0 0 0 1	1 0 1	—	—	—	—	—	OP5	—	—
	0 0 0 1	1 1 0	—	—	—	—	—	—	OP6	—
	0 0 0 1	1 1 1	—	—	—	—	—	—	—	OP7
Half-Word	0 0 1 0	0 0 0	OP0	OP1	—	—	—	—	—	—
	0 0 1 0	0 1 0	—	—	OP2	OP3	—	—	—	—
	0 0 1 0	1 0 0	—	—	—	—	OP4	OP5	—	—
	0 0 1 0	1 1 0	—	—	—	—	—	—	OP6	OP7

Table 8-6. Aligned Data Transfers (continued)

Program Transfer Size	TSIZ[0–3]	A[29–31]	Data Bus Byte Lanes							
			D0...		...D31		D32...		...D63	
			B0	B1	B2	B3	B4	B5	B6	B7
Word	0 1 0 0	0 0 0	OP0	OP1	OP2	OP3	—	—	—	—
	0 1 0 0	1 0 0	—	—	—	—	OP4	OP5	OP6	OP7
Double-Word	0 0 0 0	0 0 0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7

¹ OP n : These lanes are read or written during that bus transaction. OP0 is the most-significant byte of a word operand and OP7 is the least-significant byte.

² —: These lanes are ignored during reads and driven with undefined data during writes.

The PowerQUICC II supports misaligned memory operations, although they may degrade performance substantially. A misaligned memory address is one that is not aligned to the size of the data being transferred (such as, a word read from an odd byte address). The PowerQUICC II's processor bus interface supports misaligned transfers within a word (32-bit aligned) boundary, as shown in Table 8-7. Note that the 4-byte transfer in Table 8-7 is only one example of misalignment. As long as the attempted transfer does not cross a word boundary, the PowerQUICC II can transfer the data to the misaligned address within a single bus transfer (for example, a half-word read from an odd byte-aligned address). It takes two bus transfers to access data that crosses a word boundary.

Due to the performance degradation, misaligned memory operations should be avoided. In addition to the double-word straddle boundary condition, the processor's address translation logic can generate substantial exception overhead when the load/store multiple and load/store string instructions access misaligned data. It is strongly recommended that software attempt to align code and data where possible.

Table 8-7. Unaligned Data Transfer Example (4-Byte Example)

Program Size of Word (4 bytes)	TSIZ[1–3]	A[29–31]	Data Bus Byte Lanes							
			D0...		...D31		D32...		...D63	
			B0	B1	B2	B3	B4	B5	B6	B7
Aligned	1 0 0	0 0 0	A ¹	A	A	A	— ²	—	—	—
Misaligned—1st access	0 1 1	0 0 1	—	A	A	A	—	—	—	—
2nd access	0 0 1	1 0 0	—	—	—	—	A	—	—	—
Misaligned—1st access	0 1 0	0 1 0	—	—	A	A	—	—	—	—
2nd access	0 1 0	1 0 0	—	—	—	—	A	A	—	—
Misaligned—1st access	0 0 1	0 1 1	—	—	—	A	—	—	—	—
2nd access	0 1 1	1 0 0	—	—	—	—	A	A	A	—
Aligned	1 0 0	1 0 0	—	—	—	—	A	A	A	A
Misaligned—1st access	0 1 1	1 0 1	—	—	—	—	—	A	A	A
2nd access	0 0 1	0 0 0	A	—	—	—	—	—	—	—

Table 8-7. Unaligned Data Transfer Example (4-Byte Example) (continued)

Program Size of Word (4 bytes)	TSIZ[1-3]	A[29-31]	Data Bus Byte Lanes							
			D0... ..D31				D32... ..D63			
			B0	B1	B2	B3	B4	B5	B6	B7
Misaligned—1st access	0 1 0	1 1 0	—	—	—	—	—	—	A	A
2nd access	0 1 0	0 0 0	A	A	—	—	—	—	—	—
Misaligned—1st access	0 0 1	1 1 1	—	—	—	—	—	—	—	A
2nd access	0 1 1	0 0 0	A	A	A	—	—	—	—	—

¹ A: Byte lane used

² —: Byte lane not used

8.4.3.6 Effect of Port Size on Data Transfers

The PowerQUICC II can transfer operands through its 64-bit data port. If the transfer is controlled by the internal memory controller, the PowerQUICC II can support 8-, 16-, 32-, and 64-bit data port sizes as demonstrated in [Figure 8-6](#). The bus requires that the portion of the data bus used for a transfer to or from a particular port size be fixed. A 64-bit port must reside on data bus bits D[0-63], a 32-bit port must reside on bits D[0-31], a 16-bit port must reside on bits D[0-15], and an 8-bit port must reside on bits D[0-7]. The PowerQUICC II always tries to transfer the maximum amount of data on all bus cycles: for a word operation, it always assumes the port is 64 bits wide when beginning the bus cycle; for burst and extended byte cycles, a 64-bit bus is assumed.

Figure 8-6. shows the device connections on the data bus. [Table 8-8](#) lists the bytes required on the data bus for read cycles.




Figure 8-6. Interface to Different Port Size Devices

Table 8-8. Data Bus: Read Cycle Requirements and Write Cycle Content

Transfer Size TSIZ[0–3]	Address State ¹ A[29–31]	Port Size/Data Bus Assignments														
		64-Bit								32-Bit				16-Bit		8-Bit
		0–7	8–15	16–23	24–31	32–39	40–47	48–55	56–63	0–7	8–15	16–23	24–31	0–7	8–15	0–7
Byte (0001)	000	OP0 ²	— ³	—	—	—	—	—	—	OP0	—	—	—	OP0	—	OP0
	001	—	OP1	—	—	—	—	—	—	—	OP1	—	—	—	OP1	OP1
	010	—	—	OP2	—	—	—	—	—	—	—	OP2	—	OP2	—	OP2
	011	—	—	—	OP3	—	—	—	—	—	—	—	OP3	—	OP3	OP3
	100	—	—	—	—	OP4	—	—	—	OP4	—	—	—	OP4	—	OP4
	101	—	—	—	—	—	OP5	—	—	—	OP5	—	—	—	OP5	OP5
	110	—	—	—	—	—	—	OP6	—	—	—	OP6	—	OP6	—	OP6
	111	—	—	—	—	—	—	—	OP7	—	—	—	OP7	—	OP7	OP7
Half Word (0010)	000	OP0	OP1	—	—	—	—	—	—	OP0	OP1	—	—	OP0	OP1	OP0
	001	—	OP1	OP2	—	—	—	—	—	—	OP1	OP2	—	—	OP1	OP1
	010	—	—	OP2	OP3	—	—	—	—	—	—	OP2	OP3	OP2	OP3	OP2
	100	—	—	—	—	OP4	OP5	—	—	OP4	OP5	—	—	OP4	OP5	OP4
	101	—	—	—	—	—	OP5	OP6	—	—	OP5	OP6	—	—	OP5	OP5
	110	—	—	—	—	—	—	OP6	OP7	—	—	OP6	OP7	OP6	OP7	OP6
Triple Byte (0011)	000	OP0	OP1	OP2	—	—	—	—	—	OP0	OP1	OP2	—	OP0	OP1	OP0
	001	—	OP1	OP2	OP3	—	—	—	—	—	OP1	OP2	OP3	—	OP1	OP1
	100	—	—	—	—	OP4	OP5	OP6	—	OP4	OP5	OP6	—	OP4	OP5	OP4
	101	—	—	—	—	—	OP5	OP6	OP7	—	OP5	OP6	OP7	—	OP5	OP5
Word (0100)	000	OP0	OP1	OP2	OP3	—	—	—	—	OP0	OP1	OP2	OP3	OP0	OP1	OP0
	100	—	—	—	—	OP4	OP5	OP6	OP7	OP4	OP5	OP6	OP7	OP4	OP5	OP4
Double Word (0000)	000	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	OP0	OP1	OP2	OP3	OP0	OP1	OP0

¹ Address state is the calculated address for port size.

² OP n : These lanes are read or written during that bus transaction. OP0 is the most-significant byte of a word operand and OP7 is the least-significant byte.

³ — These lanes are ignored during read cycles and driven with undefined data during write cycles.

8.4.3.7 60x-Compatible Bus Mode—Size Calculation

To comply with the requirements listed in [Table 8-6](#) and [Table 8-7](#), the transfer size and a new address must be calculated at the termination of each beat of a port-size transaction. In single-PowerQUICC II bus mode, these calculations are internal and do not constrain the system. In 60x-compatible bus mode, the external slave or master must determine the new address and size. [Table 8-9](#) describes the address and size

calculation state machine. Note that the address and size states are for internal use and are not transferred on the address or TSIZ pins. Extended transactions (16- and 24-byte) are not described here but can be determined by extending this table for 9-, 10-, 16-, 23-, and 24-byte transactions.

Table 8-9. Address and Size State Calculations

Size State	Address State [0-4]					Port Size	Next Size State	Next Address State [0-4]				
Byte	x	x	x	x	x	x	Stop					
2-Byte	x	x	x	x	0	Byte	Byte	x	x	x	x	1
	x	x	0	0	1		Byte	x	x	0	1	0
	x	x	1	0	1		Byte	x	x	1	1	0
	x	x	x	0	1	Half	Byte	x	x	x	1	0
	x	x	x	x	0		Stop					
3-Byte	x	x	0	0	0	Byte	2-Byte	x	x	0	0	1
	x	x	0	0	1		2-Byte	x	x	0	1	0
	x	x	1	0	0		2-Byte	x	x	1	0	1
	x	x	1	0	1		2-Byte	x	x	1	1	0
	x	x	0	0	0	Half	Byte	x	x	0	1	0
	x	x	0	0	1		2-Byte	x	x	0	1	0
	x	x	1	0	0		Byte	x	x	1	1	0
	x	x	1	0	1		2-Byte	x	x	1	1	0
	x	x	x	x	x	Word	Stop					
4-Byte	x	x	x	0	0	Byte	3-Byte	x	x	x	0	1
	x	x	x	0	0	Half	2-Byte	x	x	x	1	0
	x	x	x	x	x	Word	Stop					
5-Byte	x	x	0	1	1	Byte	4-Byte	x	x	1	0	0
6-Byte	x	x	0	1	0	Byte	5-Byte	x	x	0	1	1
	x	x	0	1	0	Half	4-Byte	x	x	1	0	0
7-Byte	x	x	0	0	1	Byte	6-Byte	x	x	0	1	0
8-Byte	x	x	0	0	0	Byte	7-Byte	x	x	0	0	1
	x	x	0	0	0	Half	6-Byte	x	x	0	1	0
	x	x	0	0	0	Word	4-Byte	x	x	1	0	0
	x	x	0	0	0	Double	Stop					

8.4.3.8 Extended Transfer Mode

The PowerQUICC II supports an extended transfer mode that improves bus performance. This should not be confused with the extended bus protocol used to support direct-store operations supported in some earlier processors that implement the PowerPC architecture. The PowerQUICC II can generate 5-, 6-, 7-,

16-, or 24-byte extended transfers. These transactions are compatible with the 60x bus, but some slaves or masters do not support these features. Clear BCR[ETM] to disable this type of transaction. This places the PowerQUICC II in strict 60x bus mode. The following tables are extensions to [Table 8-7](#), [Table 8-8](#), and [Table 8-9](#).

[Table 8-10](#) lists the patterns of the extended data transfer for write cycles when PowerQUICC II initiates an access. Note that 16- and 24-byte transfers are always eight-byte aligned and use a 64-bit or less port size.

Table 8-10. Data Bus Contents for Extended Write Cycles

Transfer Size TSIZ[0-3]	Address State A[29-31]	External Data Bus Pattern							
		D[0-7]	D[8-15]	D[16-23]	D[24-31]	D[32-39]	D[40-47]	D[48-55]	D[56-63]
5 Bytes (0101)	000	OP0	OP1	OP2	OP3	OP4	—	—	—
	011	OP3	OP3	—	OP3	OP4	OP5	OP6	OP7
6 Bytes (0110)	000	OP0	OP1	OP2	OP3	OP4	OP5	—	—
	010	OP2	OP3	OP2	OP3	OP4	OP5	OP6	OP7
7 Bytes (0111)	000	OP0	OP1	OP2	OP3	OP4	OP5	OP6	—
	001	OP1	OP1	OP2	OP3	OP4	OP5	OP6	OP7

[Table 8-11](#) lists the bytes required on the data bus for extended read cycles. Note that 16- and 24-byte transfers are always 8-byte aligned and use a maximum 64-bit port size.

Table 8-11. Data Bus Requirements for Extended Read Cycles

Transfer Size TSIZ[0-3]	Address State A[29-31] I	Port Size/Data Bus Assignments															
		64-Bit									32-Bit				16-Bit		8-Bit
		0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	0-7	8-15	16-23	24-31	0-7	8-15	0-7	
5 Byte (0101)	000	OP0	OP1	OP2	OP3	OP4	—	—	—	OP0	OP1	OP2	OP3	OP0	OP1	OP0	
	011	—	—	—	OP3	OP4	OP5	OP6	OP7	—	—	—	OP3	—	OP3	OP3	
6 Byte (0110)	000	OP0	OP1	OP2	OP3	OP4	OP5	—	—	OP0	OP1	OP2	OP3	OP0	OP1	OP0	
	010	—	—	OP2	OP3	OP4	OP5	OP6	OP7	—	—	OP2	OP3	OP2	OP3	OP2	
7 Byte (0111)	000	OP0	OP1	OP2	OP3	OP4	OP5	OP6	—	OP0	OP1	OP2	OP3	OP0	OP1	OP0	
	001	—	OP1	OP2	OP3	OP4	OP5	OP6	OP7	—	OP1	OP2	OP3	—	OP1	OP1	

[Table 8-12](#) includes added states to the transfer size calculation state machine. Only extended transfers use these states.

Table 8-12. Address and Size State for Extended Transfers

Size State [0-3]	Address State[0-4]					Port Size	Next Size State [0-3]	Next Address State[0-4]				
Half	x	x	x	1	1	Byte	Byte	x	x	1	0	0
	x	x	1	0	1			x	x	1	1	0
	x	x	x	x	x	Half	Stop					
3-Byte	x	x	0	1	0	Byte	Half	x	x	0	1	1
	x	x	1	0	0			x	x	1	0	1
	x	x	0	1	0	Half	Byte	x	x	1	0	0
	x	x	1	0	0			x	x	1	1	0
Word	x	x	0	0	1	Byte	3-Byte	x	x	0	1	0
	x	x	0	1	1			x	x	1	0	0
5-Byte	x	x	0	0	0	Byte	Word	x	x	0	0	1
	x	x	0	0	1			x	x	0	1	0
	x	x	0	1	0			x	x	0	1	1
	x	x	0	1	1			x	x	1	0	0
	x	x	0	0	0	Half	3-Byte	x	x	0	1	0
	x	x	0	1	0			x	x	1	0	0
	x	x	0	1	1			x	x	1	0	0
	x	x	0	0	0	Word	Byte	x	x	1	0	0
	x	x	0	1	1		Word	x	x	1	0	0
	x	x	x	x	x	Double	Stop					
6-Byte	x	x	0	0	0	Byte	5-Byte	x	x	0	0	1
	x	x	0	0	1			x	x	0	1	0
	x	x	0	1	0			x	x	0	1	1
	x	x	0	0	0	Half	Word	x	x	0	1	0
	x	x	0	1	0			x	x	1	0	0
	x	x	0	0	0	Word	Half	x	x	1	0	0
	x	x	0	1	0		Word	x	x	1	0	0
	x	x	x	x	x	Double	Stop					

Table 8-12. Address and Size State for Extended Transfers (continued)

Size State [0–3]	Address State[0–4]					Port Size	Next Size State [0–3]	Next Address State[0–4]				
7-Byte	x	x	0	0	0	Byte	6-Byte	x	x	0	0	1
	x	x	0	0	1			x	x	0	1	0
	x	x	0	0	0	Half	5-Byte	x	x	0	1	0
	x	x	0	0	1		6-Byte	x	x	0	1	0
	x	x	0	0	0	Word	3-Byte	x	x	1	0	0
	x	x	0	0	1		4-Byte	x	x	1	0	0
	x	x	x	x	x	Double	Stop					

Extended transfer mode is enabled by setting the BCR[ETM].

8.4.4 Address Transfer Termination

Address transfer termination occurs with the assertion of the address acknowledge ($\overline{\text{AACK}}$) signal, or retried with the assertion of $\overline{\text{ARTRY}}$. $\overline{\text{ARTRY}}$ must remain asserted until one clock after $\overline{\text{AACK}}$; the bus clock cycle after $\overline{\text{AACK}}$ is called the $\overline{\text{ARTRY}}$ window. The PowerQUICC II controls assertion of $\overline{\text{AACK}}$ unless the cycle is claimed by an external slave, such as an external L2 cache controller. Following the assertion of L2_HIT, the L2 cache controller is responsible for asserting $\overline{\text{AACK}}$. When $\overline{\text{AACK}}$ is asserted by the external slave, it should be asserted for one clock cycle and then negated for one clock cycle before entering a high-impedance state. The PowerQUICC II holds $\overline{\text{AACK}}$ in a high-impedance state until it is required to assert $\overline{\text{AACK}}$ to terminate the address cycle.

The PowerQUICC II uses $\overline{\text{AACK}}$ to enforce a pipeline depth of one to its internal slaves.

8.4.4.1 Address Retried with $\overline{\text{ARTRY}}$

The address transfer can be terminated with the requirement to retry if $\overline{\text{ARTRY}}$ is asserted during the address tenure and through the cycle following $\overline{\text{AACK}}$. The assertion causes the entire transaction (address and data tenure) to be rerun. As a snooping device, the PowerQUICC II processor asserts $\overline{\text{ARTRY}}$ for a snooped transaction that hits modified data in the data cache that must be written back to memory, or if the snooped transaction could not be serviced. As a bus master, the PowerQUICC II responds to an assertion of $\overline{\text{ARTRY}}$ by aborting the bus transaction and requesting the bus again, as shown in Figure 8-7. Note that after recognizing an assertion of $\overline{\text{ARTRY}}$ and aborting the current transaction, the PowerQUICC II may not run the same transaction the next time it is granted the bus.




Figure 8-7. Retry Cycle

As a bus master, the PowerQUICC II recognizes either an early or qualified $\overline{\text{ARTRY}}$ and prevents the data tenure associated with the retried address tenure. If the data tenure has begun, the PowerQUICC II terminates the data tenure immediately even if the burst data has been received. If the assertion of $\overline{\text{ARTRY}}$ is received up to or on the bus cycle as the first (or only) assertion of $\overline{\text{TA}}$ for the data tenure, the PowerQUICC II ignores the first data beat. If it is a read operation, the PowerQUICC II does not forward data internally to the cache, execution unit, or any other PowerQUICC II internal storage. This address retry case succeeds because the data tenure is aborted in time, and the entire transaction is rerun. This retry mechanism allows the memory system to begin operating in parallel with the bus snoopers, provided external devices do not present data sooner than the bus cycle before all snoop responses can be determined and asserted on the bus.

Note that the system must ensure that $\overline{\text{ARTRY}}$ is never asserted later than the cycle of the first or only assertion of $\overline{\text{TA}}$ (if the PCI controller can initiate global transactions, the system must ensure that $\overline{\text{ARTRY}}$ is never asserted on the same cycle or later than the first or only assertion of $\overline{\text{TA}}$). This guarantees the relationship between $\overline{\text{TA}}$ and $\overline{\text{ARTRY}}$ such that, in case of an address retry, the data may be cancelled in the chip before it can be forwarded internally to the internal memory resources (registers or cache). Generally, the memory system must also detect this event and abort any transfer in progress. If this

$\overline{TA}/\overline{ARTRY}$ relationship is not met, the master may enter an undefined state. Users may use `PPC_ACR[DBGD]` to ensure correct operation of the system.

During the clock of a qualified \overline{ARTRY} , each device master determines whether it should negate \overline{BR} and ignore \overline{BG} on the following cycle. The following cycle is referred to as the window-of-opportunity for the snooping master. During this window, only the snooping master that asserted \overline{ARTRY} and requires a snoop copyback operation is allowed to assert \overline{BR} . This guarantees the snooping master a window of opportunity to request and be granted the bus before the just-retried master can restart its transaction. \overline{BG} is also blocked in the window-of-opportunity, so the arbiter has a chance to negate \overline{BG} to an already granted potential bus master to perform a new arbitration.

Note that in some systems, an external processor may be unable to perform a pending snoop copyback when a new snoop operation is performed. In this case, the PowerQUICC II requests the window of opportunity if it hits on the new snooped address. To clear its internal snoop queue, it performs the snoop copyback operation for the earlier snooped address instead of the current snooped address.

8.4.4.2 Address Tenure Timing Configuration

During address tenures initiated by 60x-bus devices, the timing of the assertion of \overline{ACK} by the PowerQUICC II is determined by the `BCR[APD]` and the pipeline status of the 60x bus. Because the PowerQUICC II can support one level of pipelining, it uses \overline{ACK} to control the 60x-bus pipeline condition. To maintain the one-level pipeline, \overline{ACK} is not asserted for a pipelined address tenure until the current data tenure ends. The PowerQUICC II also delays asserting \overline{ACK} until no more address retry conditions can occur. Note that the earliest the PowerQUICC II can assert \overline{ACK} is the clock cycle when the wait-state values set by `BCR[APD]` have expired.

`BCR[APD]` specifies the minimum number of address tenure wait states for address operations initiated by 60x-bus devices. `APD` indicates how many cycles the PowerQUICC II should wait for \overline{ARTRY} , but because it is assumed that \overline{ARTRY} can be asserted (by other masters) only on cacheable address spaces, `APD` is considered only on transactions that hit a 60x-assigned memory controller bank and that have \overline{GBL} asserted during the address phase.

Extra wait states may occur because of other PowerQUICC II configuration parameters. Note that in a system with an L2 cache, the number of wait states configured by `BCR[APD]` should be at least as large as the value needed by the L2 controller to assert hit response. In systems with multiple potential masters, the number of wait states configured by `BCR[APD]` should be at least as large as the value the slowest master would need by to assert a snoop response. For example, additional wait states are required when the internal processor is in 1:1 clock mode; this case requires at least one wait state to generate the \overline{ARTRY} response.

8.4.5 Pipeline Control

The PowerQUICC II supports the two following modes:

- One-level pipeline mode—To maintain the one-level pipeline, \overline{ACK} is not asserted for a pipelined address tenure until the current data tenure ends. In 60x-compatible bus mode, a two-level pipeline depth can occur (for example, when an external 60x-bus slave does not support

one-level pipelining). When the internal arbiter counts a pipeline depth of two (two assertions of $\overline{\text{AACK}}$ before the assertion of the current data tenure) it negates all address bus grant ($\overline{\text{BG}}$) signals.

- No-pipeline mode—The PowerQUICC II does not assert $\overline{\text{AACK}}$ until the corresponding data tenure ends.

8.5 Data Tenure Operations

This section describes the operation of the PowerQUICC II during the data bus arbitration, transfer, and termination phases of the data tenure.

NOTE: External Master Writes to DPRAM

DPRAM is clocked by the CPM clock and not by the 60x bus clock. Therefore, data is not latched at the $\overline{\text{TA}}$ assertion cycle during writes to DPRAM from the external master. Instead, the data is latched earlier. It is necessary, then, that the external master drive the data bus immediately after $\overline{\text{DBG}}$ and hold the data bus until after $\overline{\text{TA}}$.

8.5.1 Data Bus Arbitration

The beginning of an address transfer, marked by the assertion of transfer start ($\overline{\text{TS}}$), is also an implicit data bus request provided that the transfer type signals (TT[0–4]) indicate that the transaction is not address-only.

The PowerQUICC II arbiter supports one external master and uses $\overline{\text{DBG}}$ to grant the external master data bus. The $\overline{\text{DBG}}$ signals are not asserted if the data bus, which is shared with memory, is busy with a transaction.

A qualified data bus grant (QDBG) can be expressed as the assertion of $\overline{\text{DBG}}$ while $\overline{\text{DBB}}$ and $\overline{\text{ARTRY}}$ (associated with the data bus operation) are negated.

Note that the PowerQUICC II arbiter should assert $\overline{\text{DBG}}$ only when it is certain that the first $\overline{\text{TA}}$ will be asserted with or after the associated $\overline{\text{ARTRY}}$. The PowerQUICC II $\overline{\text{DBG}}$ is asserted with $\overline{\text{TS}}$ if the data bus is free and if the $\text{PPC_ACR}[\text{DBGD}] = 0$. If $\text{PPC_ACR}[\text{DBGD}] = 1$, $\overline{\text{DBG}}$ is asserted one cycle after $\overline{\text{TS}}$ if the data bus is not busy. The $\overline{\text{DBG}}$ delay should be used to ensure that $\overline{\text{ARTRY}}$ is not asserted after the first or only $\overline{\text{TA}}$ assertion. For the programming model, see [Section 4.3.2.2, “60x Bus Arbiter Configuration Register \(PPC_ACR\).”](#)

Note that $\overline{\text{DBB}}$ should not be asserted after the data tenure is finished. Assertion of $\overline{\text{DBB}}$ after the last $\overline{\text{TA}}$ causes improper operation of the bus. (PowerQUICC II internal masters do not assert $\overline{\text{DBB}}$ after the last $\overline{\text{TA}}$.)

Note the following:

- External bus arbiters must comply with the following restriction on assertion of $\overline{\text{DBG}}$ which is connected to the PowerQUICC II. In case the data bus is not busy with the data of a previous transaction on the bus, external arbiter must assert $\overline{\text{DBG}}$ in the same cycle in which $\overline{\text{TS}}$ is asserted (by a master which was granted the bus) or in the following cycle. In case the external arbiter asserts $\overline{\text{DBG}}$ on the cycle in which $\overline{\text{TS}}$ was asserted, $\text{PPC_ACR}[\text{DBGD}]$ should be zero. Otherwise, $\text{PPC_ACR}[\text{DBGD}]$ should be set.

- External masters connected to the 60x bus must assert \overline{DBB} only for the duration of its data tenure. External masters should not use \overline{DBB} to prevent other masters from using the data bus after their data tenure has ended.

8.5.2 Data Streaming Mode

The PowerQUICC II supports a special data streaming mode that can improve bus performance in some conditions. Generally, the bus protocol requires one idle cycle between any two data tenures. This idle cycle is essential to prevent contention on the data bus when the driver of the data is changing. However, when the driver on the data bus is the same for both data tenures, this idle cycle may be omitted.

In data streaming mode, the PowerQUICC II omits the idle cycle where possible. PowerQUICC II applications often require data stream transfers of more than 4 x 64 bits. For example, the ATM cell's payload is 6 x 64 bits. All this data is driven from a single device on the bus, so data-streaming saves a cycle for such a transfer. When data-streaming mode is enabled, transactions initiated by the core are not affected, while transactions initiated by other bus masters within the chip omit the idle cycle if the data driver is the same. Note that data streaming mode cannot be enabled when the PowerQUICC II is in 60x-compatible bus mode and a device that uses \overline{DBB} is connected to the bus. This restriction is due to the fact that a PowerQUICC II for which data streaming mode is enabled may leave \overline{DBB} asserted after the last \overline{TA} of a transaction and this is a violation of the strict bus protocol. The data streaming mode is enabled by setting BCR[ETM].

8.5.3 Data Bus Transfers and Normal Termination

The data transfer signals include D[0–63] and DP[0–7]. For memory accesses, the data signals form a 64-bit data path, D[0–63], for read and write operations.

The PowerQUICC II handles data transfers in either single-beat or burst operations. Single-beat operations can transfer from 1 to 24 bytes of data at a time. Burst operations always transfer eight words in four double-word beats. A burst transaction is indicated by the assertion of \overline{TBST} by the bus master. A transaction is terminated normally by asserting \overline{TA} .

The three following signals are used to terminate the individual data beats of the data tenure and the data tenure itself:

- \overline{TA} indicates normal termination of data transactions. It must always be asserted on the bus cycle coincident with the data that it is qualifying. It may be withheld by the slave for any number of clocks until valid data is ready to be supplied or accepted.
- Asserting \overline{TEA} indicates a nonrecoverable bus error event. Upon receiving a final (or only) termination condition, the PowerQUICC II always negates \overline{DBB} for one cycle, except when fast data bus grant is performed.
- Asserting \overline{ARTRY} causes the data tenure to be terminated immediately if the \overline{ARTRY} is for the address tenure associated with the data tenure in operation (the data tenure may not be terminated due to address pipelining). The earliest allowable assertion of \overline{TA} depends directly on the latest possible assertion of \overline{ARTRY} .

Figure 8-8 shows both a single-beat and burst data transfer. The PowerQUICC II asserts $\overline{\text{TA}}$ to mark the cycle in which data is accepted. In a normal burst transfer, the fourth assertion of $\overline{\text{TA}}$ signals the end of a transfer.




Figure 8-8. Single-Beat and Burst Data Transfers

8.5.4 Effect of $\overline{\text{ARTRY}}$ Assertion on Data Transfer and Arbitration

The PowerQUICC II allows an address tenure to overlap its associated data tenure. The PowerQUICC II internally guarantees that the first $\overline{\text{TA}}$ of the data tenure is delayed to be at the same time or after the $\overline{\text{ARTRY}}$ window (the clock after the assertion of $\overline{\text{AACK}}$).

8.5.5 Port Size Data Bus Transfers and $\overline{\text{PSDVAL}}$ Termination

The PowerQUICC II can transfer data via data ports of 8, 16, 32, and 64 bits, as shown in Section 8.4.3, “Address Transfer Attribute Signals.” Single-beat transaction sizes can be 8, 16, 32, 64, 128, and 192 bits; burst transactions are 256 bits. Single-beat and burst transactions are divided into to a number of intermediate beats depending on the port size. The PowerQUICC II asserts $\overline{\text{PSDVAL}}$ to mark the cycle in which data is accepted. Assertion of $\overline{\text{PSDVAL}}$ in conjunction with $\overline{\text{TA}}$ marks the end of the transfer in single-beat mode. The fourth assertion of $\overline{\text{PSDVAL}}$ in conjunction with $\overline{\text{TA}}$ signals the end of a burst transfer. Figure 8-9 shows an extended transaction of 4 words to a port size of 32 bits. The single-beat transaction is translated to four port-sized beats.




Figure 8-9. 28-Bit Extended Transfer to 32-Bit Port Size

Figure 8-10 shows a burst transfer to a 32-bit port. Each double-word burst beat is divided into two port-sized beats such that the four double words are transferred in eight beats.




Figure 8-10. Burst Transfer to 32-Bit Port Size

8.5.6 Data Bus Termination by Assertion of \overline{TEA}

If a device initiates a transaction that is not supported by the PowerQUICC II, the PowerQUICC II signals an error by asserting \overline{TEA} . Because the assertion of \overline{TEA} is sampled by the device only during the data tenure of the bus transaction, the PowerQUICC II ensures that the device master receives a qualified data bus grant by asserting \overline{DBG} before asserting \overline{TEA} . The data tenure is terminated by a single assertion of \overline{TEA} regardless of the port size or whether the data tenure is a single-beat or burst transaction. This sequence is shown in Figure 8-11. In Figure 8-11, the data bus is busy at the beginning of the transaction, thus delaying the assertion of \overline{DBG} . Note that data errors (parity and ECC) are reported not by assertion of \overline{TEA} but by assertion of \overline{MCP} .

Because the assertion of \overline{TEA} is sampled by the device only during the data tenure of the bus transaction, the PowerQUICC II ensures that the device receives a qualified data bus grant by asserting \overline{DBG} before asserting \overline{TEA} . The data tenure is terminated by a single assertion of \overline{TEA} regardless of the port size or whether the data tenure is a single-beat or burst transaction. This sequence is shown in Figure 8-11. In Figure 8-11 the data bus is busy at the beginning of the transaction, thus delaying the assertion of \overline{DBG} .




Figure 8-11. Data Tenure Terminated by Assertion of \overline{TEA}

The PowerQUICC II interprets the following bus transactions as bus errors:

- Direct-store transactions, as indicated by the assertion of \overline{XATS} .
- Bus errors asserted by slaves (internal or external).

8.6 Memory Coherency—MEI Protocol

The PowerQUICC II provides dedicated hardware to ensure memory coherency by snooping bus transactions, by maintaining information about the status of data in a cache block, and by the address retry capability. Each data cache block includes status bits that support the modified/exclusive/invalid, or MEI, cache-coherency protocol.

Asserting the global (\overline{GBL}) output signal indicates whether the current transaction must be snooped by other snooping devices on the bus. Address bus masters assert \overline{GBL} to indicate that the current transaction is a global access (that is, an access to memory shared by more than one device). If \overline{GBL} is not asserted for the transaction, that transaction is not snooped. When other devices detect the \overline{GBL} input asserted, they must respond by snooping any addresses broadcast. Normally, \overline{GBL} reflects the M bit value specified for the memory reference in the corresponding translation descriptor. Care must be taken to minimize the number of pages marked as global, because the retry protocol discussed in the previous section used to enforce coherency can require significant bus bandwidth.

When the PowerQUICC II processor is not the address bus master, \overline{GBL} is an input. The PowerQUICC II processor snoops a transaction if \overline{TS} and \overline{GBL} are asserted together in the same bus clock cycle (a qualified

snooping condition). No snoop update to the PowerQUICC II processor cache occurs if the transaction is not marked global. This includes invalidation cycles.

When the PowerQUICC II processor detects a qualified snoop condition, the address associated with the \overline{TS} is compared against the data cache tags. Snooping completes if no hit is detected. However, if the address hits in the cache, the PowerQUICC II processor reacts according to the MEI protocol shown in Figure 8-12. This figure assumes that WIM = 0b001 (memory space is marked for write-back, caching-allowed, and coherency-enforced modes).




Figure 8-12. MEI Cache Coherency Protocol—State Diagram (WIM = 001)

8.7 Processor State Signals

This section describes the PowerQUICC II's support for atomic update and memory through the use of the `lwarx/stwax` instruction pair. It also describes the $\overline{TLBISYNC}$ input.

8.7.1 Support for the **lwarx/stwcx**. Instruction Pair

The load word and reserve indexed (**lwarx**) and the store word conditional indexed (**stwcx**.) instructions provide a way to update memory atomically by setting a reservation on the load and checking that the reservation is still valid before the store is performed. In the PowerQUICC II, reservations are made on behalf of aligned, 32-byte sections of the memory address space.

The reservation ($\overline{\text{RSRV}}$) output signal is driven synchronously with the bus clock and reflects the status of the reservation coherency bit in the reservation address register.

Note that each external master must do its own snooping; the PowerQUICC II does not provide external reservation snooping.

8.7.2 $\overline{\text{TLBISYNC}}$ Input

The $\overline{\text{TLBISYNC}}$ input permits hardware synchronization of changes to MMU tables when the PowerQUICC II and another DMA master share the MMU translation tables in system memory. A DMA master asserts $\overline{\text{TLBISYNC}}$ when it uses shared addresses that the PowerQUICC II could change in the MMU tables during the DMA master's tenure.

When the $\overline{\text{TLBISYNC}}$ input is asserted, the PowerQUICC II cannot complete any instructions past a **tlbsync** instruction. Generally, during the execution of an **eciwx** or **ecowx** instruction, the selected DMA device should assert the PowerQUICC II's $\overline{\text{TLBISYNC}}$ signal and hold it asserted during its DMA tenure if it is using a shared translation address. Subsequent instructions by the PowerQUICC II processor should include a **sync** and **tlbsync** instruction before any MMU table changes are performed. This prevents the PowerQUICC II from making disruptive table changes during the DMA tenure.

8.8 Little-Endian Mode

The PowerQUICC II supports a little-endian mode in which low-order address bits are operated on (munged) based on the size of the requested data transfer. This mode allows a little-endian program running on the processor with a big-endian memory system to offset into a data structure and receive the same results as it would if it were operating on a true little-endian processor and memory system. For example, writing a word to memory as a word operation on the bus and then reading in the second byte of that word as a byte operation on the bus.

NOTE

When the processor is selected for little-endian operation, the bus interface is still operating in big-endian mode. That is, byte address 0 of a double word (as selected by A[29–31] on the bus—after the internal address munge) still selects the most significant (left most) byte of the double word on D[0–7]. If the processor interfaces with a true little-endian environment, the system may need to perform byte-lane swapping or other operations external to the processor.

Chapter 9

PCI Bridge

NOTE

The functionality described in this chapter is available only on the MPC8250, the MPC8265, and the MPC8266.

The PCI bridge enables the PowerQUICC II to gluelessly bridge PCI devices to a processor that implements the PowerPC architecture, to serve as a PCI interface for CompactPCI™ (CPCI) systems or as a basis for passive PCI NIC implementations. In addition, multiple PowerQUICC II processors can interface with each other over the PCI bus.

The key features of the PCI bridge are as follows:

- PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
- On-chip arbitration
- Support for PCI-to-60x-memory and 60x-memory-to-PCI streaming
- PCI host bridge or peripheral capabilities
- Includes 4 DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
- Includes all of the configuration registers required by the PCI standard as well as message and doorbell registers
- Supports the I₂O standard
- Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
- Support for 66 MHz, 3.3 V specification
- Uses a buffer pool for the 60x-PCI bus interface
- Makes use of the local bus signals to avoid the need for additional pins




Figure 9-1. PCI Bridge in the PowerQUICC II




Figure 9-2. PCI Bridge Structure

9.1 Signals

To avoid the need for additional pins, the PCI bridge is designed to make use of the local bus signals. Therefore, many of these pins perform different functions, depending on how the user configures them.

PCI bridge signals are described in [Chapter 6, “External Signals.”](#)

9.2 Clocking

PCI bridge clocking is described in [Chapter 10, “Clocks and Power Control.”](#)

9.3 PCI Bridge Initialization

The PCI bridge uses fields from the hard reset configuration word (refer to [Section 5.4.1, “Hard Reset Configuration Word”](#)) which are loaded during a hard reset (that is, assertion of the $\overline{\text{HRESET}}$ signal). This section discusses PCI bridge initialization issues after reset.

The local bus pin configuration (LBPC) field of the hard reset configuration word should be programmed to 0b01 so that the local bus operates as the PCI bus.

For PCI agent applications, the $\overline{\text{PCI_RST}}$ signal should be connected to the power-on reset ($\overline{\text{PORESET}}$) pin of the PowerQUICC II. If the core is disabled, in PCI agent mode, an EEPROM must be provided for loading the PCI configuration data.

For core-disabled, PCI agent applications, the communications processor (CP) can perform the minimal initialization of the internal PCI bridge configuration registers required before responding to configuration cycles. When the auto-load enable (ALD_EN) bit is set in the hard reset configuration word, the CP automatically loads the PCI configuration data from the EPROM immediately following hard reset. (In addition to the hard reset configuration word, the PCI configuration register data should be programmed within the EPROM according to the port size. Refer to configuration register loading in [Section 9.11.2.28, “Initializing the PCI Configuration Registers,”](#) for further details.) To prevent premature accesses, CFG_LOCK (see [Section 9.11.2.22, “PCI Bus Function Register”](#)) is automatically set during hard reset so that all attempted PCI accesses are retried. The user must re-enable PCI accesses by clearing CFG_LOCK at the end of the PCI bridge initialization procedure.

In addition to the configuration register programming, several configuration pins are available in PCI mode only. See [Table 6-1](#) for a description of the external signals.

9.4 SDMA Interface

As shown in [Figure 9-1](#), the PCI bridge has an interface to the SDMA controller. The CP can direct the SDMA controller to bring data from the PCI bus memory/IO space into the dual-port RAM, or vice versa. The user can choose if the data buffers, buffer descriptors, or any other needed data will reside on the 60x bus or on the PCI bus. Because the PCI is replacing the local bus interface when PCI_MODE is active, the PCI path is automatically chosen whenever the choice between 60x and local bus was programmed to local. When the PCI bridge is disabled (PCI_MODE is negated), the SDMA transfers data to local memory through the local bus interface whenever the choice is programmed to local. No change occurs when the programmed option is the 60x bus. Refer to the descriptions of DTB and BIB in [Table 30-16](#).

NOTE

Although the user can direct the SDMA to the 60x bus, transactions can be redirected to the PCI bridge if they fall in one of the PCI windows of the 60x bus memory map (PCIBR0 or PCIBR1; refer to [Section 4.3.4.1, “PCI Base Register \(PCIBRx\)”](#)). Data flow of this kind is not recommended because it is not optimal. However, if it is implemented, the user must set strict 60x bus mode (BCR[ETM] = 0).

9.5 Interrupts from PCI Bridge

Each of the PCI bridge interrupt sources—the PCI error condition detector, the DMA unit, and the message unit—can generate an interrupt to the SIU interrupt controller. PCI bridge interrupts are reflected in SIPNR_H[PCI] (refer to [Section 4.3.1.4, “SIU Interrupt Pending Registers \(SIPNR_H and SIPNR_L\)”](#)). PCI bridge interrupts can be masked in general with SIMR_H[PCI] (refer to [Section 4.3.1.5, “SIU Interrupt Mask Registers \(SIMR_H and SIMR_L\)”](#)). Specific interrupt sources can be masked independently by masking the relevant bits in the following registers—error mask register, DMA mode register, inbound message interrupt mask register, and the outbound message interrupt mask register. Each of these registers is described in [Section 9.11.1, “Memory-Mapped Configuration Registers.”](#)

The interrupt service routine can determine the source of the interrupt by reading the status bits of the following registers—the error status register, the DMA general status register, the inbound message interrupt status register, and the outbound message interrupt status register.

For PCI interrupt vector calculation, refer to [Section 4.2.4, “Interrupt Vector Generation and Calculation.”](#)

For the priority of PCI interrupts, refer to [Section 4.3.1.2, “SIU Interrupt Priority Register \(SIPRR\).”](#)

9.6 60x Bus Arbitration Priority

To prevent 60x bus arbitration deadlock, the PCI bridge should be programmed to have a high arbitration priority level within the 60x bus. The 60x bus arbitration-level register (PPC_ALRH) should be programmed so that the PCI request level index (0b0011) has a priority higher than all other 60x bus masters which address the PCI space through the 60x-PCI bridge (that is, the internal core or any external masters). Masters which do not perform transactions in the PCI space (through the 60x-PCI bridge) can have higher priority. Note that the default value of ALRH (0x0126_78931) does not meet this requirement.

The same guidelines to prevent 60x bus arbitration deadlock apply to the programming of the parked master. That is, program the parked master in the 60x bus arbiter configuration register (PPC_ACR[PRKM]) to be the PCI bridge (0b0011); refer to [Section 4.3.2.2, “60x Bus Arbiter Configuration Register \(PPC_ACR\).”](#)

9.7 60x Bus Masters

The number of external 60x bus masters allowed access to the PCI bridge is limited by the number of pending requests that the PCI bridge is able to service. This number depends on the processor type of the master. For example, up to two second generation (G2) processors that implement the PowerPC architecture or three third generation (G3) processors can be accommodated.

9.8 CompactPCI Hot Swap Specification Support

CompactPCI is an open specification supported by the PCI Industrial Computer Manufacturers Group (PICMG) and is intended for embedded applications using PCI. CompactPCI Hot Swap is an extension of the CompactPCI specification and allows the insertion and extraction (or “hot swapping”) of boards without adversely affecting system operation.

The Hot Swap specification defines three levels of support:

- Hot Swap capable
- Hot Swap friendly
- Hot Swap ready

The PowerQUICC II is a Hot Swap friendly device, meaning that it supports the hardware and software connection processes as defined in the Hot Swap specification. This level of support allows the board and system designers to build full Hot Swap and high availability systems based on the PowerQUICC II device as a PCI target device. The only compliance exception is that the device pins are not 5-volt tolerant. Application boards should be used in 3.3V signaling back planes, or add 5-to-3.3 volt signaling voltage converters, if needed, to be used in 5V back planes.

For more information regarding the Hot Swap process, refer to the Hot Swap Specification PICMG 2.1, R1.0, August 3, 1998.

9.9 PCI Interface

The PCI bridge connects the processor and memory system to the I/O components via the PCI system bus. This interface acts as both initiator (master) and target (slave) device. The PCI bridge uses a 32-bit multiplexed, address/data bus that can run at frequencies up to 66 MHz. The interface provides address and data parity with error checking and reporting. The interface provides for three physical address spaces—32-bit address memory, 32-bit address I/O, and PCI configuration space.

The PCI bridge can function as either a host bridge or an agent device. Note that the PCI bridge can be configured from the PCI bus while in agent mode. An address translation mechanism is provided to map PCI memory windows between the host and agent.

The following are the major features supported by the PCI interface:

- PCI Specification Revision 2.2 compliant
- On-chip arbitration supports 3 external PCI bus masters (in addition to the PCI bridge itself)
- Arbiter supports high-priority request and grant signal pairs
- Supports accesses to all PCI address spaces
- Supports PCI-to-60x-memory and 60x-memory-to-PCI streaming
- Memory prefetching of PCI read accesses and support for delayed read transactions
- Supports posting of processor to PCI and PCI to memory writes
- Supports selectable snoop
- PCI host bridge capabilities
- PCI agent mode capabilities which include the ability to configure from a remote host

- Address translation units for address mapping between host and agent.

Efforts were made to keep the terminology in this chapter consistent with the PCI Specification, revision 2.2, and other PCI documentation; therefore, the terms found in [Table 9-1](#) may differ from most documentation for processors that implement the PowerPC architecture (for example, architecture specification or reference manuals).

Table 9-1. PCI Terminology

Term	Definition
LSB/Lower Order	Represents bit 0 or the bits closest to the LSB
MSB/High Order	Represents bit 31 or the bits closest to the MSB
Byte	Represents 8 bits of information
Word	Represents 16 bits or 2 bytes
Double-Word	Represents 32 bits or 2 words or 4 bytes
Quad-Word	Represents 64 bits or 2 double-words or 4 words or 8 bytes
Beat	Represents any valid data during a data transfer
Burst	Represents any 1 or more beat transfers
Edge/Clock Edge	Represents the rising edge of the PCI clock
Cycle/Clock Cycle	Represents the time period between clock edges
Asserted/Negated	Represents the globally visible state of the signal on the clock edge
Address Phase	Represents the first clock cycle where $\overline{\text{FRAME}}$ is asserted
Data Phase(s)	Represents the clock cycle(s) where $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted

NOTE: PCI Bridge Signal Naming

PCI bridge signals are defined in most cases with the prefix “PCI_” (for example, PCI_IRDY—see [Figure 6-1](#)). In this chapter, however, the prefix is not used. For descriptions of PCI bridge signals, refer to [Chapter 6](#), “External Signals.”

9.9.1 PCI Interface Operation

The following sections discuss the operation of the PCI bus.

9.9.1.1 Bus Commands

PCI bus commands indicate the type of transaction occurring on the bus. These commands are encoded on PCI_C/BE[3-0] during the address phase of the transaction. PCI bus commands are described in [Table 9-2](#).

Table 9-2. PCI Command Definitions

PCI_C/ $\overline{\text{BE}}[3-0]$	Command Type	Supported as:		Definition
		Initiator	Target	
0b0000	Interrupt acknowledge	YES	NO	A read implicitly addressed to the system interrupt controller. The size of the vector to be returned is indicated on the byte enables after the address phase.
0b0001	Special cycle	YES	NO	Provides a simple message broadcast mechanism. See Section 9.9.1.4.6, "Special Cycle Command."
0b0010	I/O read	YES	NO	Accesses agents mapped in I/O address space.
0b0011	I/O write	YES	NO	Accesses agents mapped in I/O address space.
0b010x	—	—	—	Reserved. No response occurs.
0b0110	Memory read	YES	YES	Accesses agents mapped in memory address space. A read from prefetchable space, when seen as a target, fetches a cache line of data (32 bytes) from the starting address, even though all 32 bytes may not actually be sent to the initiator.
0b0111	Memory write	YES	YES	Accesses agents mapped in memory address space.
0b100x	—	—	—	Reserved. No response occurs.
0b1010	Configuration read	YES	YES	Accesses the configuration space of each agent. An agent is selected when its IDSEL signal is asserted. See Section 9.9.1.4.4, "Host Mode Configuration Access" for more detail of configuration accesses. As a target, a configuration read is only accepted if the PCI bridge is configured to be in agent mode.
0b1011	Configuration write	YES	YES	Accesses the configuration space of each agent. An agent is selected when its IDSEL signal is asserted. See Section 9.9.1.4.4, "Host Mode Configuration Access" . As a target, a configuration write is only accepted if the PCI bridge is configured to be in agent mode.
0b1100	Memory read multiple	YES	YES	Causes a prefetch of the next cache line.
0b1101	Dual address cycle	NO	NO	Transfers an 8 byte address to devices.
0b1110	Memory read line	YES	YES	Indicates that the initiator intends to transfer an entire cache line of data.
0b1111	Memory write and invalidate	NO	YES	Indicates that the initiator will transfer an entire cache line of data, and if PCI has any cacheable memory, this line needs to be invalidated.

9.9.1.2 PCI Protocol Fundamentals

The bus transfer mechanism on the PCI bus is called a burst. A burst is comprised of an address phase and one or more data phases.

All signals are sampled on the rising edge of the PCI clock. Each signal has a setup and hold window with respect to the rising clock edge, in which transitions are not allowed. Outside this aperture, signal values or transitions have no significance.

9.9.1.2.1 Basic Transfer Control

PCI data transfers are controlled with three fundamental signals:

- $\overline{\text{FRAME}}$ is driven by an initiator to indicate the beginning and end of a transaction.
- $\overline{\text{IRDY}}$ (initiator ready) is driven by an initiator, allowing it to force wait cycles.
- $\overline{\text{TRDY}}$ (target ready) is driven by a target, allowing it to force wait cycles.

The bus is idle when both $\overline{\text{FRAME}}$ and $\overline{\text{IRDY}}$ are negated. The first clock cycle in which $\overline{\text{FRAME}}$ is asserted indicates the beginning of the address phase. The address and the bus command code are transferred in that cycle. The next cycle ends the address phase and begins the data phase.

During the data phase, data is transferred in each cycle that both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted. Once the PCI bridge, as an initiator, has asserted $\overline{\text{IRDY}}$ it does not change $\overline{\text{IRDY}}$ or $\overline{\text{FRAME}}$ until the current data phase completes, regardless of the state of $\overline{\text{TRDY}}$. Once the PCI bridge, as a target, has asserted $\overline{\text{TRDY}}$ or $\overline{\text{STOP}}$ it does not change $\overline{\text{DEVSEL}}$, $\overline{\text{TRDY}}$, or $\overline{\text{STOP}}$ until the current data phase completes.

When the PCI bridge (as a master) intends to complete only one more data transfer, $\overline{\text{FRAME}}$ is negated and $\overline{\text{IRDY}}$ is asserted (or kept asserted) indicating the initiator is ready. After the target indicates it is ready ($\overline{\text{TRDY}}$ asserted) the bus returns to the idle state.

9.9.1.2.2 Addressing

The PCI specification defines three physical address spaces—memory, I/O, and configuration. The memory and I/O address spaces are standard for all systems. The configuration address space has been defined specifically to support PCI hardware configuration. Each PCI device decodes the address for each PCI transaction with each agent responsible for its own address decode.

The information contained in the two lower address bits (AD1 and AD0) depends on the address space. In the I/O address space, all 32 address/data lines provide the full byte address. AD[1-0] are used for the generation of $\overline{\text{DEVSEL}}$ and indicate the least significant valid byte involved in the transfer. Once a target has claimed an I/O access, it first determines if it can complete the entire access as indicated by the byte enable signals. If all the selected bytes are not in the address range, the entire access should not be completed; that is, the target should not transfer any data and should terminate the transaction with a “target-abort” (refer to [Section 9.9.1.3, “Bus Transactions”](#)).

In the configuration address space, accesses are decoded to a double-word address using AD[7-2]. An agent determines if it is the target of the access when a configuration command is decoded, IDSEL is asserted, and AD[1-0] are 0b00; otherwise, the agent ignores the current transaction. The PCI bridge determines a configuration access is for a device on the PCI bus by decoding a configuration command. When in agent mode, the PCI bridge responds to host-generated PCI configuration cycles when its IDSEL is asserted during a configuration cycle.

For memory accesses, the double-word address is decoded using AD[31-2]; thereafter, the address is incremented internally by one double-word (4 bytes) until the end of the burst transfer. Another initiator in a memory access should drive 0b00 on AD[1-0] during the address phase to indicate a linear incrementing burst order. The PCI bridge checks AD[1-0] during a memory command access and provides the linear incrementing burst order. On reads, if AD[1-0] is 0b10, which represents a cache line wrap, the PCI bridge linearly increments the burst order starting at the critical word, wraps at the end of the cache

line, and disconnects after reading one cache line. If AD[1-0] is 0bx1 (a reserved encoding) and the PCI_C/ $\overline{\text{BE}}[3-0]$ signals indicate a memory transaction, it executes a target disconnect after the first data phase is completed. Note that AD[1-0] are included in parity calculations.

9.9.1.2.3 Byte Enable Signals

The byte enable signals ($\overline{\text{BE}}[3-0]$) indicate which byte lanes carry valid data. The byte enable signals may enable different bytes for each of the data phases. The byte enable signals are valid on the edge of the clock that starts each data phase and remain valid for the entire data phase.

If the PCI bridge, as a target, sees no byte enable signals asserted, it completes the current data phase with no permanent change. This implies that on a read transaction, the PCI bridge expects the data not to be changed, and on a write transaction, the data is not stored.

9.9.1.2.4 Bus Driving and Turnaround


The turnaround-cycle is one clock cycle and is required to avoid contention. This cycle occurs at different times for different signals. $\overline{\text{IRDY}}$, $\overline{\text{TRDY}}$, and $\overline{\text{DEVSEL}}$ use the address phase as their turnaround-cycle. $\overline{\text{FRAME}}$, PCI_C/ $\overline{\text{BE}}[3-0]$, and AD[31-0] use the idle cycle between transactions as their turnaround-cycle. (An idle cycle in PCI is when both $\overline{\text{FRAME}}$ and $\overline{\text{IRDY}}$ are negated.)

Byte lanes not involved in the current data transfer are driven to a stable condition even though the data is not valid.

9.9.1.3 Bus Transactions

The timing diagrams in this section show the relationship of significant signals involved in bus transactions.

Note the following conventions:

- When a signal is drawn as a solid line, it is actively being driven by the current initiator or target.
- When a signal is drawn as a dashed line, no agent is actively driving it.
- Three-stated signals with slashes between the two rails have indeterminate values.
- The terms ‘edge’ and ‘clock edge’ refer to the rising edge of the clock.
- The terms ‘asserted’ and ‘negated’ refer to the globally visible **state** of the signal on the clock edge, and not to signal transitions.
- The symbol  represents a turnaround-cycle.

9.9.1.3.1 Read and Write Transactions

Both read and write transactions begin with an address phase followed by a data phase. The address phase occurs when $\overline{\text{FRAME}}$ is asserted for the first time, and the AD[31-0] signals contain a byte address and the PCI_C/ $\overline{\text{BE}}[3-0]$ signals contain a bus command. The data phase consists of the actual data transfer and possible wait cycles; the byte enable signals remain actively driven from the first clock of the data phase through the end of the transaction.

A read transaction starts when $\overline{\text{FRAME}}$ is asserted for the first time and the $\text{PCI_C}/\overline{\text{BE}}[3-0]$ signals indicate a read command. Figure 9-3 shows an example of a single beat read transaction.




Figure 9-3. Single Beat Read Example

Figure 9-4 shows an example of a burst read transaction.




Figure 9-4. Burst Read Example

During the turnaround-cycle following the address phase, the $\text{PCI_C}/\overline{\text{BE}}[3-0]$ signals indicate which byte lanes are involved in the data phase. The turnaround-cycle must be enforced by the target with the $\overline{\text{TRDY}}$ signal if using fast $\overline{\text{DEVSEL}}$ assertion. The earliest the target can provide valid data is one cycle after the turnaround-cycle. The target must drive the $\text{AD}[31-0]$ signals when $\overline{\text{DEVSEL}}$ is asserted.

The data phase completes when data is transferred, which occurs when both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted on the same clock edge. When either is negated a wait cycle is inserted and no data is transferred. To indicate the last data phase $\overline{\text{IRDY}}$ must be asserted when $\overline{\text{FRAME}}$ is negated.

A write transaction starts when $\overline{\text{FRAME}}$ is asserted for the first time and the $\text{PCI_C}/\overline{\text{BE}}[3-0]$ signals indicate a write command. Figure 9-5 shows an example of a single beat write transaction.




Figure 9-5. Single Beat Write Example

Figure 9-6 shows an example of a burst write transaction.




Figure 9-6. Burst Write Example

A write transaction is similar to a read transaction except no turnaround cycle is needed following the address phase because the initiator provides both address and data. Data phases are the same for both read and write transactions.

9.9.1.3.2 Transaction Termination

The termination of a PCI transaction is orderly and systematic, regardless of the cause of the termination. All transactions end when $\overline{\text{FRAME}}$ and $\overline{\text{IRDY}}$ are both negated, indicating the idle cycle.

The PCI bridge as an initiator terminates a transaction when $\overline{\text{FRAME}}$ is negated and $\overline{\text{IRDY}}$ is asserted. This indicates that the final data phase is in progress. The final data transfer occurs when both $\overline{\text{TRDY}}$ and $\overline{\text{IRDY}}$ are asserted. A master-abort is an abnormal case of an initiated termination. If the PCI bridge detects that $\overline{\text{DEVSEL}}$ has remained negated for more than four clocks after the assertion of $\overline{\text{FRAME}}$, it negates $\overline{\text{FRAME}}$ and then, on the next clock, negates $\overline{\text{IRDY}}$. On aborted reads, the PCI bridge returns 0xFFFF_FFFF. The data is lost on aborted writes.

When the PCI bridge as a target needs to suspend a transaction, it asserts \overline{STOP} . Once asserted, \overline{STOP} remains asserted until \overline{FRAME} is negated. Depending on the circumstances, data may or may not be transferred during the request for termination. If \overline{TRDY} and \overline{IRDY} are asserted during the assertion of \overline{STOP} , data is transferred. This type of target-initiated termination is called a ‘disconnect B,’ shown in Figure 9-7. If \overline{TRDY} is asserted when \overline{STOP} is asserted but \overline{IRDY} is not, \overline{TRDY} must remain asserted until \overline{IRDY} is asserted and the data is transferred. This is called a “disconnect A” target-initiated termination, also shown in Figure 9-7. However, if \overline{TRDY} is negated when \overline{STOP} is asserted, no more data is transferred, and the initiator therefore does not have to wait for a final data transfer (see the ‘retry’ diagram in Figure 9-7).




Figure 9-7. Target-Initiated Terminations

Note that when an initiator is terminated by \overline{STOP} , it must negate its \overline{REQx} signal for a minimum of two PCI clocks (of which one clock is needed for the bus to return to the idle state). If the initiator intends to complete the transaction, it should reassert its \overline{REQx} immediately following the two clocks or potential starvation may occur. If the initiator does not intend to complete the transaction, it can assert \overline{REQx} whenever it needs to use the PCI bus again.

The PCI bridge terminates a transaction in the following cases:

- Eight PCI clock cycles have elapsed between data phases. This is a ‘latency disconnect’ (see Figure 9-7).

- AD[1-0] is 0bx1 (a reserved burst ordering encoding) during the address phase and one data phase has completed.
- The PCI command is a configuration command and one data phase has completed when a streaming transaction crosses a 4K page boundary.
- A streaming transaction runs out of I/O sequencer buffer entries.
- A cache line wrap transaction has completed a cache line transfer.

Another target-initiated termination is the retry termination. Retry refers to termination requested because the target is currently in a state where it is unable to process the transaction. This can occur because no buffer entries are available in the I/O sequencer, or the sixteen clock latency timer has expired without transfer of the first data. The target latency timer of the PCI bridge can be optionally disabled see [Section 9.11.2.22, “PCI Bus Function Register.”](#)

When the PCI bridge is in host mode it does not respond to any PCI configuration transactions. When the PCI bridge is in agent mode and AGENT_CFG_LOCK is set (refer to [Section 9.11.2.22, “PCI Bus Function Register”](#)) the PCI bridge will retry all configuration transactions. Note that all retried accesses need to be completed. An example of a retry is shown in [Figure 9-7](#).

Note that because a target can determine whether or not data is transferred (when both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted), if it wants to do only one more data transfer and then stop, it may assert $\overline{\text{TRDY}}$ and $\overline{\text{STOP}}$ at the same time.

Target-abort refers to the abnormal termination that is used when a fatal error has occurred, or when a target will never be able to respond. Target-abort is indicated by the fact that $\overline{\text{STOP}}$ is asserted and $\overline{\text{DEVSEL}}$ is negated. This indicates that the target requires the transaction to be terminated and does not want the transaction tried again. Note that any transferred data may have been corrupted.

The PCI bridge terminates a transaction with target-abort in the case in which it is the intended target of a read transaction from system memory and the data from memory is corrupt. If the PCI bridge is the intended target of a transaction and an address parity error occurs, or a data parity error occurs on a write transaction to system memory, it continues the transaction on the PCI bus but aborts internally. The PCI bridge does not target-abort in this case.

If the PCI bridge is mastering a transaction and the transaction terminates with a target-abort, undefined data will be returned on a read and write data will be lost. An example of a target-abort is shown in [Figure 9-7](#).

An initiator may retry any target disconnect accesses, except target-abort, at a later time starting with the address of the next non-transferred data. Retry is actually a special case of disconnect where no data transfer occurs at all and the initiator must start the entire transaction over again.

9.9.1.4 Other Bus Operations

The following sections provide information on additional PCI bus operations.

9.9.1.4.1 Device Selection

As a target, the PCI bridge drives $\overline{\text{DEVSEL}}$ one clock following the address phase as indicated in the configuration space status register; see [Section 9.11.2.4, “PCI Bus Status Register.”](#) The PCI bridge as a

target qualifies the address/data lines with $\overline{\text{FRAME}}$ before asserting $\overline{\text{DEVSEL}}$. $\overline{\text{DEVSEL}}$ is asserted at or before the clock edge at which the PCI bridge enables its $\overline{\text{TRDY}}$, $\overline{\text{STOP}}$, or data (for a read). $\overline{\text{DEVSEL}}$ is not negated until $\overline{\text{FRAME}}$ is negated, with $\overline{\text{IRDY}}$ asserted and either $\overline{\text{STOP}}$ or $\overline{\text{TRDY}}$ asserted. The exception to this is a target-abort; see [Section 9.9.1.3.2, “Transaction Termination.”](#)

As an initiator, if the PCI bridge does not see the assertion of $\overline{\text{DEVSEL}}$ within 4 clocks of $\overline{\text{FRAME}}$, it terminates the transaction with a master-abort as described in [Section 9.9.1.3.2, “Transaction Termination.”](#)

9.9.1.4.2 Fast Back-to-Back Transactions

In the two types of fast back-to-back transactions, the first type places the burden of avoiding contention on the initiator while the second places the burden on all potential targets. The PCI bridge as a target supports both types of fast back-to-back transactions but does not support them as an initiator. The PCI bridge as a target has the fast back-to-back enable bit hardwired to one, or enabled; see [Table 9-18](#).

For the first type (governed by the initiator), the initiator may only run a fast back-to-back transaction to the same target. For the second type, when the PCI bridge detects a fast-back-to-back operation and did not drive $\overline{\text{DEVSEL}}$ in the previous cycle, it delays the assertion of $\overline{\text{DEVSEL}}$ and $\overline{\text{TRDY}}$ for one cycle to allow the other target to get off the bus.

9.9.1.4.3 Data Streaming

The PCI bridge provides data streaming for PCI transactions to and from prefetchable memory. In other words, when the PCI bridge is a target for a PCI initiated transaction, it supplies or accepts multiple cache lines of data without disconnecting. For PCI transactions to non-prefetchable space, the PCI bridge disconnects after the first data phase so that no streaming can occur.

For PCI memory reads, streaming is achieved by performing speculative reads from memory in prefetchable space. A block of memory can be marked as prefetchable by setting the prefetch bit in the corresponding inbound ATU (see [Table 9-18](#)) in the following cases:

- When reads do not alter the contents of memory (reads have no side effects)
- When reads return all bytes regardless of the byte enable signals
- When writes can be merged without causing errors

For a memory read command or a memory read line command, the PCI bridge reads one cache line from memory. If the PCI read or read line transaction crosses a cache line boundary, the PCI bridge starts the read of a new cache line. For a memory read multiple command, the PCI bridge reads two cache lines from memory. When the PCI transaction finishes the read for the first cache line, the PCI bridge performs a speculative read of a third cache line. The PCI bridge continues this prefetching until the end of the transaction.

For PCI writes to memory, streaming is achieved by buffering the transaction in the space available within the I/O sequencer. This allows PCI memory writes to execute with no wait states.

A disconnect occurs if the PCI bridge runs out of buffer space on writes, or the PCI bridge cannot supply consecutive data beats for reads within eight PCI bus clocks of each other. A disconnect also occurs if the transaction crosses a 4K page boundary.

the AD lines, reaches a stable value. This means that a valid address and command are driven on the AD and PCI_C/ $\overline{\text{BE}}$ lines one cycle before the assertion of $\overline{\text{FRAME}}$.

For Type 1 translations, the PCI bridge copies the contents of the CONFIG_ADDR register directly onto the PCI address/data lines during the address phase of a configuration cycle, with the exception that AD[1-0] contains 0b01 (not 0b00 as in Type 0 translations).

NOTE

Due to design constraints, the software must write a value to the CONFIG_ADDR register prior to each access to the CONFIG_DATA register, even if the address was not changed.

When the PowerQUICC II is configured as a host device, it sometimes needs to perform configuration reads from unpopulated PCI slots (as part of the system configuration). To avoid getting a machine check interrupt, the following steps should be taken:

1. Mask the “PCI No response” bit in the error mask register (clear bit 3). Refer to [Section 9.11.1.9, “Error Status Register \(ESR\).”](#)
2. Make the PCI configuration reads.
3. Clear bit 3 in the error status register (by writing 0x08).
4. Unmask (write '1') bit 3 in the error mask register. Refer to [Section 9.11.1.10, “Error Mask Register \(EMR\).”](#)

9.9.1.4.5 Agent Mode Configuration Access

When the PCI bridge is configured as an agent device, it responds to remote host generated PCI configuration accesses to the PCI interface. This is indicated by decoding the configuration command along with the PCI bridge's IDSEL being asserted. A remote host can access the 256-byte PCI configuration area ([Figure 9-32](#)) and the memory-mapped configuration registers within the PCI bridge.

9.9.1.4.6 Special Cycle Command

A special cycle command contains no explicit destination address but is broadcast to all PCI agents. Each receiving agent must determine whether the message is applicable to itself. No assertion of $\overline{\text{DEVSEL}}$ in response to a special cycle command is necessary.

A special cycle command is like any other bus command in that it has an address phase and a data phase. The address phase starts like all other commands with the assertion of $\overline{\text{FRAME}}$ and completes when $\overline{\text{FRAME}}$ and $\overline{\text{IRDY}}$ are negated. Special cycles terminate with a master-abort. (In the special cycle case, the received-master-abort bit in the configuration status register is not set.)

The address phase contains no valid information other than the command field. Even though there is no explicit address, the address/data lines are driven to a stable state and parity is generated. During the data phase, the address/data lines contain the message type and an optional data field. The message is encoded on the sixteen least-significant bits (AD[15-0]). The data field is encoded on AD[31-16]. When running a special cycle, the PCI bridge can insert wait states, but because no specific target is addressed, the message and data are valid on the first clock $\overline{\text{IRDY}}$ is asserted.

When the CONFIG_ADDRESS register gets written with a value such that the bus number matches the bridge's bus, the device number is all ones, the function number is all ones and the register number is zero, the next time the CONFIG_DATA register is accessed the PCI bridge does either a special cycle or an interrupt acknowledge command. When the CONFIG_DATA register is written, the PCI bridge generates a special cycle encoding on the command/byte enable lines during the address phase, and drives the data from the CONFIG_DATA register onto the address/data lines during the first data phase.

If the bus number field of the CONFIG_ADDRESS does not match one of the PCI bridge's bus numbers, the PCI bridge passes the write to CONFIG_DATA on through to the PCI bus as a type 1 configuration cycle like any other time the bus number field does not match.

9.9.1.4.7 Interrupt Acknowledge

When the CONFIG_ADDRESS register gets written with a value such that the bus number is 0x00, the device number is all ones, the function number is all ones and the register number is zero, the next time the CONFIG_DATA register is accessed the PCI bridge does either a special cycle command or an interrupt acknowledge command. When the CONFIG_DATA register is read, the PCI bridge generates an interrupt acknowledge command encoding on the command/byte enable lines during the address phase. During the address phase, AD[31-0] do not contain a valid address but are driven with stable data and valid parity (PAR). During the data phase, the byte enable signals determine which bytes are involved in the transaction. The interrupt vector must be returned when $\overline{\text{TRDY}}$ is asserted.

An interrupt acknowledge transaction can also be issued on the PCI bus by reading from the PCI_INT_ACK register.

9.9.1.5 Error Functions

This section discusses PCI bus errors.

9.9.1.5.1 Parity

During valid 32-bit address and data transfers, parity covers all 32 address/data lines and the 4 command/byte enable lines regardless of whether or not all lines carry meaningful information. Byte lanes not actually transferring data are driven with stable (albeit meaningless) data and are included in the parity calculation. During configuration, special cycle or interrupt acknowledge commands, some address lines are not defined but are still driven to stable values and included in the parity calculation.

Even parity is calculated for all PCI operations: the value of PAR is generated such that the number of ones on AD[31-0], PCI_C/BE[3-0] and PAR equals an even number. PAR is driven when the address/data lines are driven and follow the corresponding address or data by one clock.

The PCI bridge checks the parity after all valid address phases (the assertion of $\overline{\text{FRAME}}$) and for valid data transfers ($\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ asserted) involving the PCI bridge. When an address or data parity error is detected, the detected-parity-error bit in the configuration space status register is set (see [Section 9.11.2.4, "PCI Bus Status Register"](#)).

9.9.1.5.2 Error Reporting

Except for setting the detected-parity-error bit, all parity error reporting and response is controlled by the parity-error-response bit (see Section 9.11.2.3, “PCI Bus Command Register”). If the parity-error-response bit is cleared, the PCI bridge completes all transactions regardless of parity errors (address or data). If the bit is set, the PCI bridge asserts $\overline{\text{PERR}}$ two clocks after the actual data transfer in which a data parity error is detected, and keeps $\overline{\text{PERR}}$ asserted for one clock. The PCI bridge asserts $\overline{\text{PERR}}$ when acting as an initiator during a read transaction or as a target involved in a write to system memory. Figure 9-9 shows the possible assertion points for $\overline{\text{PERR}}$ if the PCI bridge detects a data parity error.




Figure 9-9. PCI Parity Operation

As an initiator, the PCI bridge attempts to complete the transaction on the PCI bus if a data parity error is detected and sets the data-parity-reported bit in the configuration space status register. If a data parity error occurs on a read transaction, the PCI bridge aborts the transaction internally. As a target, the PCI bridge completes the transaction on the PCI bus even if a data parity error occurs. If parity error occurs during a write to system memory, the transaction completes on the PCI bus but is aborted internally, insuring that potentially corrupt data does not go to memory.

When the PCI bridge asserts $\overline{\text{SERR}}$, it sets the signaled-system-error bit in the configuration space status register. Additionally, if the error is an address parity error, the parity-error-detected bit is set; reporting an address parity error on $\overline{\text{SERR}}$ is conditioned on the parity-error-response bit being enabled in the command register. $\overline{\text{SERR}}$ is asserted when the PCI bridge detects an address parity error while acting as a target. The system error is passed to the PCI bridge’s interrupt processing logic to assert $\overline{\text{MCP}}$. Figure 9-9 shows where the PCI bridge could detect an address parity error and assert $\overline{\text{SERR}}$ or where the PCI bridge, acting as an initiator, checks for the assertion of $\overline{\text{SERR}}$ signaled by the target detecting an address parity error.

As a target that asserts $\overline{\text{SERR}}$ on an address parity, the PCI bridge completes the transaction on the PCI bus, aborting internally if the transaction is a write to system memory. If $\overline{\text{PERR}}$ is asserted during a PCI bridge write to PCI, the PCI bridge attempts to continue the transfer, allowing the target to abort/disconnect if desired. If the PCI bridge detects a parity error on a read from PCI, the PCI bridge aborts the transaction internally and continues the transfer on the PCI bus, allowing the target to abort/disconnect if desired.

In all cases of parity errors on the PCI bus, regardless of the parity-error-response bit, information about the transaction is logged in the PCI error control capture register, the PCI error address capture register and the PCI error data capture register; $\overline{\text{MCP}}$ is also asserted to the core as an option.

9.9.2 PCI Bus Arbitration

The PCI bus arbitration approach is access-based. Bus masters must arbitrate for each access performed on the bus. PCI uses a central arbitration scheme where each master has its own unique request ($\overline{\text{REQ}}_x$) output and grant ($\overline{\text{GNT}}_x$) input signal. A simple request-grant handshake is used to gain access to the bus. Arbitration for the bus occurs during the previous access so that no PCI bus cycles are consumed waiting for arbitration (except when the bus is idle).

The PCI bridge provides arbitration for three external PCI bus masters (besides the PCI bridge itself) by using the $\overline{\text{REQ}}_0$, $\overline{\text{REQ}}_1$, and $\overline{\text{REQ}}_2$ signals and generating the $\overline{\text{GNT}}_0$, $\overline{\text{GNT}}_1$, and $\overline{\text{GNT}}_2$ signals.

During reset, the PCI bridge samples the PCI_CFG[1] pin (and programs the PCI_ARB_DIS bit accordingly) to determine if the arbiter is enabled or disabled. The arbiter can also be enabled or disabled by directly programming the PCI_ARB_DIS bit in the arbiter configuration register (see [Section 9.11.2.23, “PCI Bus Arbiter Configuration Register”](#)).

If the arbiter is disabled, the PCI bridge uses $\overline{\text{REQ}}_0$ to issue requests to an external arbiter, and uses $\overline{\text{GNT}}_0$ to receive grants from the external arbiter.

The PCI bridge implements a two-level priority, round-robin arbitration algorithm. The priority level for the different masters can be programmed in the arbiter configuration register (see [Section 9.11.2.23, “PCI Bus Arbiter Configuration Register”](#)).

9.9.2.1 Bus Parking

When no devices are requesting the bus, the bus is granted, or parked, for a specified device to prevent the AD, PCI_C/ $\overline{\text{BE}}$ and PAR signals from floating. The PCI bridge can be configured to either park on the PCI bridge or park on the last master to use the bus by programming the parking-mode bit in the arbiter configuration register (see [Section 9.11.2.23, “PCI Bus Arbiter Configuration Register”](#)).

9.9.2.2 Arbitration Algorithm

The arbitration algorithm implemented is round-robin with two priority levels. Each of the three external PCI bus masters, plus the PCI bridge, are assigned either a high or a low priority level, as programmed in the arbiter configuration register (see [Section 9.11.2.23, “PCI Bus Arbiter Configuration Register”](#)).

Within each priority group (high or low), the bus grant is given to the next requesting device in numerical order, with the PCI bridge itself positioned before device 0. $\overline{\text{GNT}}_x$ is asserted for device x as soon as the previously granted device begins a transaction. Conceptually, the lowest priority device at any given time

is the master that is currently using the bus, and the highest priority device is the next one to follow the current master. This is considered to be a fair algorithm because a given device cannot prevent other devices from having access to the bus—a given device automatically becomes the lowest priority device as soon as it begins to use the bus. If a master is not requesting the bus, the transaction slot is given to the next requesting device within the priority group.

The grant given to a particular device may be taken away and given to another, higher priority device whenever the higher priority device asserts its request. If the bus is idle when a new device is to receive a grant, no device receives a grant for one clock and then in the next clock, the new winner of the arbitration receives a grant. This operation allows for a turnaround clock when a device is using address stepping or when the bus is parked.

The low priority group collectively receives one bus transaction request slot in the high priority group. Therefore, if there are N high-priority devices, each high-priority device is guaranteed to get at least one of $(N+1)$ bus transactions, and the M low priority devices are guaranteed to each get at least one of $(N+1) \times M$ bus transactions, with one of the low-priority devices receiving the grant in one of $(N+1)$ bus transactions. If all devices are programmed to the same priority level or if there is only one device at the low priority, the algorithm provides each device an equal number of bus grants in a round-robin sequence.

An arbitration example with three masters in the high priority group and two in the low priority group is shown in Figure 9-10. Noting that one position in the high priority group is actually a placeholder for the low priority group, it can be seen that each high priority initiator is guaranteed at least 1 out of 3 transaction slots, and each low priority initiator is guaranteed at least 1 out of 6 slots. Assuming all devices are requesting the bus, the grant sequence (with device 1 being the current master) is as follows: 0, 2, the PCI bridge, 0, 2, 1, 0, 2, the PCI bridge, and so on. If, for example, device 2 is not requesting the bus, the grant sequence becomes 0, the PCI bridge, 0, 1, 0, the PCI bridge, and so on. If device 2 now requests the bus at a point in the sequence when device 0 is conducting a transaction and the PCI bridge is the next grant, then the PCI bridge's grant is removed, and the higher-priority device 2 is awarded the next grant.




Figure 9-10. PCI Arbitration Example

9.9.2.3 Master Latency Timer

The PCI bridge implements the master latency timer register (see Section 9.11.2.10, “PCI Bus Latency Timer Register”) to prevent the itself from monopolizing the bus. When the master latency timer expires, the PCI bridge checks the state of its $\overline{\text{GNT}}$ signals. If the $\overline{\text{GNT}}$ signal is not asserted, the PCI bridge

completes one more data phase and relinquishes the bus. The master latency timer can be disabled if needed (see [Section 9.11.2.22, “PCI Bus Function Register”](#)).

9.10 Address Map

A transaction sent to the PCI bridge from any 60x bus master side falls into one of the following three cases:

- If the transaction address is within the internal register space of the PowerQUICC II, the transaction is handled by the PCI bridge internal register logic. (The internal registers are described in this chapter.)
- If the transaction address is within one of the three outbound PCI translation windows (described in this chapter), the transaction is sent to the PCI bus with address translation.
- If the transaction address is not within the internal register space and not within a PCI translation window, the transaction is sent to the PCI bus with no address translation as a PCI memory transaction to non-prefetchable space.

An address decode flow chart for transactions from the 60x bus masters to the PCI bridge is shown in [Figure 9-11](#).




Figure 9-11. Address Decode Flow Chart for 60x Bus Mastered Transactions

Transactions directed to the PowerQUICC II from a PCI bus master are handled as follows:

- If the transaction address is within the internal register space of the PowerQUICC II, the transaction is either handled by the PCI bridge internal register logic or forwarded to the core side of the PCI bridge to be handled by the PowerQUICC II internal register logic as appropriate.

- If the transaction address is within one of the two inbound PCI translation windows, the transaction is sent to the core side of the PCI bridge with address translation.

This window is provided for the PCI master to access the PowerQUICC II's internal (dual port) registers/area. Its size is assumed to be fixed at 128K bytes. It translates to MPC8256A's IMMR value for the upper bits of the address. This way, the PCI master can access any of the PCI bridge registers (DMA/MU, etc.) without wasting an inbound translation window. In effect, it suggests that we have a total of three inbound windows, 2 with ATUs and one with PIMMR.

An address decode flow chart for transactions from a PCI bus master to the PCI bridge is shown in Figure 9-12.




Figure 9-12. Address Decode Flow Chart for PCI Mastered Transactions

NOTE

When a transaction is performed by a PCI master, the bridge checks the address against inbound ATUs and if it does not hit, it then checks against PIMMR; if it is a hit, the bridge translates it to a 60x cycle. Because PIMMR does not have an associated translation register and window size definition, the translation is performed as follows: a 128-Kbyte window is provided for the PCI master to access the PowerQUICC II's internal (dual port) registers. It translates to the PowerQUICC II's IMMR value for the upper bits of the address. This allows the PCI master to access any of the PCI-bridge registers without wasting an inbound translation window. In effect, there are a total of three inbound windows, 2 with ATUs and 1 with PIMMR.

Transactions initiated by the DMA controller or message unit fall into one of the following cases:

- If the transaction address is within one of the outbound PCI translation windows, the transaction is sent to the PCI bus with address translation.
- If the transaction address is not within a PCI translation window, the transaction is sent to the core side of the PCI bridge with no address translation.

An address decode flow chart for transactions from the DMA controller or message unit to the PCI bridge is shown in [Figure 9-13](#).




Figure 9-13. Address Decode Flow Chart for Embedded Utilities (DMA, Message Unit) Mastered Transactions

Example address mappings of these different types of transactions are shown in [Figure 9-14](#). Note that the translation mechanism shown is an example only; the address translation, as well as the memory and I/O destinations, can be programmed independently for each address translation window.




Figure 9-14. Address Map Example

9.10.1 Address Map Programming

The address map has a number of programmable ranges to determine the PCI bridge’s response to all transactions. The following are the PCI bridge’s rules for programming each address range:

- All address regions should not overlap but do not have to be contiguous.
- All address ranges must be aligned on a multiple of the region size.
- Inbound and outbound windows for the same bus should not overlap. This means that a situation where an inbound window translation points back into an outbound window, or a situation where an outbound translation window points back into an inbound window, are not allowed.

9.10.2 Address Translation

The address translation registers allow the remapping of inbound and outbound transactions. The reset configuration for outbound transactions are that all outbound requests from the core side of the PCI bridge

are routed to the PCI bus with address translation disabled. The reset configuration for inbound transactions are that all inbound requests from the PCI bus are disabled.

9.10.2.1 PCI Inbound Translation

For inbound transactions (transactions generated by an external master on the PCI bus where the PCI bridge responds as a slave device), the PCI bridge only responds to PCI addresses within the windows mapped by the PCI inbound base address registers (PIBARs). If there is an address hit in one of the PIBARs, the PCI address is translated from PCI space to local memory space through the associated PCI inbound translation address registers (PITARs). This allows an external master to access local memory on the 60x's bus. Each PIBAR register is associated with a PITAR and PICMR (PCI inbound comparison mask register) which are located in the PCI bridge's PCI internal register space. Figure 9-15 shows an example translation window for inbound memory accesses.




Figure 9-15. Inbound PCI Memory Address Translation

There are two sets of inbound translation registers, allowing two simultaneous translation windows. Software can move the translation base addresses during run-time to access different portions of local memory, but be sure that the PCI inbound translation windows do not overlap.

The reset configuration for the windows is disabled; that is, after reset, the PCI bridge does not acknowledge externally mastered transactions on the PCI bus by asserting `DEVSEL` until the inbound translation windows are enabled. The inbound translation is performed in the PCI interface.

9.10.2.2 PCI Outbound Translation

Outbound address translation is provided to allow the outbound transactions to access any address over the PCI memory or I/O space. Translation window's base addresses are defined in the PCI outbound base address registers (refer to [Section 9.11.1.4, "PCI Outbound Base Address Registers \(POBARx\)"](#)). Transactions to these address ranges are issued on the PCI bus with a translated address. The translation addresses are defined in the associated PCI outbound translation address registers (POTARs). Outbound addresses that fall outside the outbound windows are forwarded to the PCI bus without modification. [Figure 9-16](#) shows an example translation window for outbound memory accesses.




Figure 9-16. Outbound PCI Memory Address Translation

The three sets of outbound translation registers allow three simultaneous translation windows. Software can move and adjust the host memory window translations and sizes during run-time. This allows software to access host memory or to address alternate memory space on the fly, but be sure that the PCI outbound translation windows do not overlap. Also note that the PCI outbound translation windows should not overlap with the PCI bridge internal register space defined by the PIMMR.

9.10.3 SIU Registers

PCI utilizes fields in general SIU registers (SIUMCR, TESC1, TESC2, and L-TESC1). There are also two pairs of PCI-specific registers that detect accesses from the 60x bus side to the PCI bridge (other than PCI internal registers accesses). Refer to [Section 4.3.4, "PCI Control Registers."](#)

9.11 Configuration Registers

There are two types of configuration registers in the PCI bridge: PCI-specified and memory-mapped. The PCI-specified type, referred to as PCI configuration registers, are accessed through PCI configuration cycles (refer to [Section 9.11.2, “PCI Bridge Configuration Registers”](#)). The memory-mapped configuration registers are placed in the internal memory map of the PowerQUICC II and are accessed like other internal registers (refer to [Section 9.11.1, “Memory-Mapped Configuration Registers”](#)).

Both the PCI configuration and memory-mapped internal registers of the PCI bridge are intrinsically little-endian and are described using classic bit-numbering; that is, the lowest memory address contains the least significant byte of the register and bit 0 is the least-significant bit of the register.

NOTE: Accessing Configuration Registers

For a PCI device to share little-endian (LE) data with the 603e core CPU, software must byte-swap the data of the configuration register. Refer to [Section 9.11.2.27, “PCI Configuration Register Access in Big-Endian Mode,”](#) and [Section 9.11.2.27.1, “Additional Information on Endianess.”](#)

Also note that reserved bits in the configuration registers are not guaranteed to have predictable values. Software must preserve the values of reserved bits when writing to a configuration register. Also, when reading from a configuration register, software should not rely on the value of reserved bits remaining constant.

NOTE: Accessing PCI Registers in Non-PCI Mode

In non-PCI mode, a 60x bus master should not attempt to access the PCI memory mapped configuration registers. Doing so will cause the internal memory space of the PowerQUICC II to be inaccessible. Any following access to the internal memory space will not be terminated normally, and can only be terminated by TEA if the 60x bus monitor is activated. The system can recover only after a soft reset.

9.11.1 Memory-Mapped Configuration Registers

[Table 9-3](#) describes the memory-mapped configuration registers provided by the PCI bridge. Note that memory gaps not defined are reserved and should not be accessed.

Table 9-3. Internal Memory Map

Address (offset)	Register	Access	Reset	Section/Page
0x10430	Outbound interrupt status register (OMISR)	special	0x0000_0000	9.12.3.4.3/9-78
0x10434	Outbound interrupt mask register (OMIMR)	R/W	0x0000_0000	9.12.3.4.4/9-79
0x10440	Inbound FIFO queue port register (IFQPR)	R/W	0x0000_0000	9.12.3.4.1/9-77
0x10444	Outbound FIFO queue port register (OFQPR)	R/W	0x0000_0000	9.12.3.4.2/9-78
0x10450	Inbound message register 0 (IMR0)	R/W	undefined	9.12.1.1/9-66
0x10454	Inbound message register 1 (IMR1)	R/W	undefined	9.12.1.1/9-66

Table 9-3. Internal Memory Map (continued)

Address (offset)	Register	Access	Reset	Section/Page
0x10458	Outbound message register 0 (OMR0)	R/W	undefined	9.12.1.2/9-66
0x1045C	Outbound message register 1 (OMR1)	R/W	undefined	9.12.1.2/9-66
0x10460	Outbound doorbell register (ODR)	R/W	0x0000_0000	9.12.2.1/9-67
0x10468	Inbound doorbell register (IDR)	R/W	0x0000_0000	9.12.2.2/9-68
0x10480	Inbound message interrupt status register (IMISR)	R/W	0x0000_0000	9.12.3.4.5/9-80
0x10484	Inbound message interrupt mask register (IMIMR)	R/W	0x0000_0000	9.12.3.4.6/9-82
0x104A0	Inbound free_FIFO head pointer register (IFHPR)	R/W	0x0000_0000	9.12.3.2.1/9-71
0x104A8	Inbound free_FIFO tail pointer register (IFTPR)	R/W	0x0000_0000	9.12.3.2.1/9-71
0x104B0	Inbound post_FIFO head pointer register (IPHPR)	R/W	0x0000_0000	9.12.3.2.2/9-72
0x104B8	Inbound post_FIFO tail pointer register (IPTPR)	R/W	0x0000_0000	9.12.3.2.2/9-72
0x104C0	Outbound free_FIFO head pointer register (OFHPR)	R/W	0x0000_0000	9.12.3.3.1/9-74
0x104C8	Outbound free_FIFO tail pointer register (OFTPR)	R/W	0x0000_0000	9.12.3.3.1/9-74
0x104D0	Outbound post_FIFO head pointer register (OPHPR)	R/W	0x0000_0000	9.12.3.3.2/9-75
0x104D8	Outbound post_FIFO tail pointer register (OPTPR)	R/W	0x0000_0000	9.12.3.3.2/9-75
0x104E4	Message unit control register (MUCR)	R/W	0x0000_0002	9.12.3.4.7/9-83
0x104F0	Queue base address register (QBAR)	R/W	0x0000_0000	9.12.3.4.8/9-84
0x10500	DMA 0 mode register (DMAMR0)	R/W	0x0000_0000	9.13.1.6.1/9-88
0x10504	DMA 0 status register (DMASR0)	R/W	0x0000_0000	9.13.1.6.2/9-90
0x10508	DMA 0 current descriptor address register (DMACDAR0)	R/W	0x0000_0000	9.13.1.6.3/9-91
0x10510	DMA 0 source address register (DMASAR0)	R/W	0x0000_0000	9.13.1.6.4/9-92
0x10518	DMA 0 destination address register (DMADAR0)	R/W	0x0000_0000	9.13.1.6.5/9-92
0x10520	DMA 0 byte count register (DMABCR0)	R/W	0x0000_0000	9.13.1.6.6/9-93
0x10524	DMA 0 next descriptor address register (DMANDAR0)	R/W	0x0000_0000	9.13.1.6.7/9-94
0x10580	DMA 1 mode register (DMAMR1)	R/W	0x0000_0000	9.13.1.6.1/9-88
0x10584	DMA 1 status register (DMASR1)	R/W	0x0000_0000	9.13.1.6.2/9-90
0x10588	DMA 1 current descriptor address register (DMACDAR1)	R/W	0x0000_0000	9.13.1.6.3/9-91
0x10590	DMA 1 source address register (DMASAR1)	R/W	0x0000_0000	9.13.1.6.4/9-92
0x10598	DMA 1 destination address register (DMADAR1)	R/W	0x0000_0000	9.13.1.6.5/9-92
0x105A0	DMA 1 byte count register (DMABCR1)	R/W	0x0000_0000	9.13.1.6.6/9-93
0x105A4	DMA 1 next descriptor address register (DMANDAR1)	R/W	0x0000_0000	9.13.1.6.7/9-94
0x10600	DMA 2 mode register (DMAMR2)	R/W	0x0000_0000	9.13.1.6.1/9-88
0x10604	DMA 2 status register (DMASR2)	R/W	0x0000_0000	9.13.1.6.2/9-90

Table 9-3. Internal Memory Map (continued)

Address (offset)	Register	Access	Reset	Section/Page
0x10608	DMA 2 current descriptor address register (DMACDAR2)	R/W	0x0000_0000	9.13.1.6.3/9-91
0x10610	DMA 2 source address register (DMASAR2)	R/W	0x0000_0000	9.13.1.6.4/9-92
0x10618	DMA 2 destination address register (DAR2)	R/W	0x0000_0000	9.13.1.6.5/9-92
0x10620	DMA 2 byte count register (DMABCR2)	R/W	0x0000_0000	9.13.1.6.6/9-93
0x10624	DMA 2 next descriptor address register (DMANDAR2)	R/W	0x0000_0000	9.13.1.6.7/9-94
0x10680	DMA 3 mode register (DMAMR3)	R/W	0x0000_0000	9.13.1.6.1/9-88
0x10684	DMA 3 status register (DMASR3)	R/W	0x0000_0000	9.13.1.6.2/9-90
0x10688	DMA 3 current descriptor address register (DMACDAR3)	R/W	0x0000_0000	9.13.1.6.3/9-91
0x10690	DMA 3 source address register (DMASAR3)	R/W	0x0000_0000	9.13.1.6.4/9-92
0x10698	DMA 3 destination address register (DMADAR3)	R/W	0x0000_0000	9.13.1.6.5/9-92
0x106A0	DMA 3 byte count register (DMABCR3)	R/W	0x0000_0000	9.13.1.6.6/9-93
0x106A4	DMA 3 next descriptor address register (DMANDAR3)	R/W	0x0000_0000	9.13.1.6.7/9-94
0x10800	PCI outbound translation address register 0 (POTAR0)	R/W	0x0000_0000	9.11.1.3/9-30
0x10808	PCI outbound base address register 0 (POBAR0)	R/W	0x0000_0000	9.11.1.4/9-31
0x10810	PCI outbound comparison mask register 0 (POCMR0)	R/W	0x0000_0000	9.11.1.5/9-31
0x10818	PCI outbound translation address register 1 (POTAR1)	R/W	0x0000_0000	9.11.1.3/9-30
0x10820	PCI outbound base address register 1 (POBAR1)	R/W	0x0000_0000	9.11.1.4/9-31
0x10828	PCI outbound comparison mask register 1 (POCMR1)	R/W	0x0000_0000	9.11.1.5/9-31
0x10830	PCI outbound translation address register 2 (POTAR2)	R/W	0x0000_0000	9.11.1.3/9-30
0x10838	PCI outbound base address register 2 (POBAR2)	R/W	0x0000_0000	9.11.1.4/9-31
0x10840	PCI outbound comparison mask register 2 (POCMR2)	R/W	0x0000_0000	9.11.1.5/9-31
0x10878	Discard timer control register (PTCR)	R/W	0x0000_0000	9.11.1.6/9-32
0x1087C	General purpose control register (GPCR)	R/W	0x0000_0000	9.11.1.7/9-33
0x10880	PCI general control register (PCI_GCR)	R/W	0x0000_0000	9.11.1.8/9-35
0x10884	Error status register (ESR)	R/W	0x0000_0000	9.11.1.9/9-35
0x10888	Error mask register (EMR)	R/W	0x0000_0FFF	9.11.1.10/9-37
0x1088C	Error control register (ECR)	R/W	0x0000_00FF	9.11.1.11/9-38
0x10890	PCI error address capture register (PCI_EACR)	R/W	0x0000_0000	9.11.1.12/9-39
0x10898	PCI error data capture register (PCI_EDCR)	R/W	0x0000_0000	9.11.1.13/9-40
0x108A0	PCI error control capture register (PCI_ECCR)	R/W	0x0000_0000	9.11.1.14/9-40
0x108D0	PCI inbound translation address register 1 (PITAR1)	R/W	0x0000_0000	9.11.1.15/9-42
0x108D8	PCI inbound base address register 1 (PIBAR1)	R/W	0x0000_0000	9.11.1.16/9-42

Table 9-3. Internal Memory Map (continued)

Address (offset)	Register	Access	Reset	Section/Page
0x108E0	PCI inbound comparison mask register 1 (PICMR1)	R/W	0x0000_0000	9.11.1.17/9-43
0x108E8	PCI inbound translation address register 0 (PITAR0)	R/W	0x0000_0000	9.11.1.15/9-42
0x108F0	PCI inbound base address register 0 (PIBAR0)	R/W	0x0000_0000	9.11.1.16/9-42
0x108F8	PCI inbound comparison mask register 0 (PICMR0)	R/W	0x0000_0000	9.11.1.17/9-43
0x10900	PCI CFG_ADDR	R/W	undefined	9.9.1.4.4/9-15
0x10904	PCI CFG_DATA	R/W	0x0000_0000	9.9.1.4.4/9-15
0x10908	PCI INT_ACK	R/W	undefined	9.9.1.4.7/9-17

9.11.1.1 Message Unit (I₂O) Registers

Message unit registers are described in [Section 9.12, “Message Unit \(I2O\),”](#) on page 9-65.

9.11.1.2 DMA Controller Registers

DMA registers are described in [Section 9.13, “DMA Controller,”](#) on page 9-85.

9.11.1.3 PCI Outbound Translation Address Registers (POTAR_x)

The PCI outbound translation address registers (POTAR_x), shown in [Figure 9-17](#), select the starting addresses in PCI address space for locally generated transactions that hit within the outbound translation windows. The new translated address is created by concatenating the transaction offset to this translation address. Refer to [Section 9.10.2.2, “PCI Outbound Translation.”](#)




Figure 9-17. PCI Outbound Translation Address Registers (POTAR_x)

Table 9-4. describes POTAR_x.

Table 9-4. POTARx Field Descriptions

Bits	Name	Description
31–20	—	Reserved, should be cleared.
19–0	Translation Address	PCI address which indicates the starting point of the outbound translated address. The translation address must be aligned based on the window's size. This corresponds to bits 31-12 of a 32-bit address

9.11.1.4 PCI Outbound Base Address Registers (POBARx)

The PCI outbound base address registers (POBARx), shown in [Figure 9-18](#), select the base address for the windows which are translated to the PCI address space for transactions generated by the 60x bus master or other local devices such as the DMA controller.

	31	20	19	16
Field	—			BA
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x1080A (POBAR0); 0x10822 (POBAR1); 0x1083A (POBAR2)			
	15			0
Field	BA			
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x10808 (POBAR0); 0x10820 (POBAR1); 0x10838 (POBAR2)			

Figure 9-18. PCI Outbound Base Address Registers (POBARx)

Table 9-5. describes POBARx.

Table 9-5. POBARx Field Descriptions

Bits	Name	Description
31–20	—	Reserved, should be cleared.
19–0	Base Address	Local address which is the starting point for the outbound translation window. This corresponds to bits 31-12 of a 32-bit address

Addresses for outbound transactions are compared to the POBARs and the IMMR register. If the transaction does not fall within one of these two spaces, it is forwarded to the PCI bus without modification (see [Figure 9-11](#)). DMA-generated transactions to addresses which “miss” the POBARs are issued (without translation) to the 60x bus (see [Figure 9-13](#)).

9.11.1.5 PCI Outbound Comparison Mask Registers (POCMRx)

The PCI outbound comparison mask registers (POCMRx), shown in [Figure 9-19](#), defines the window size to translate.




Figure 9-19. PCI Outbound Comparison Mask Registers (POCMRx)

Table 9-6. describes POCMRx.

Table 9-6. POCMRx Field Descriptions

Bits	Name	Description
31	Enable	This bit enables this address translation
30	I/O	This bit indicates that the translation is to PCI memory or PCI I/O space 0 PCI memory 1 PCI I/O
29	Prefetchable	This bit indicates that the address space is prefetchable, so streaming can occur 0 not prefetchable 1 prefetchable
28–20	—	Reserved, should be cleared.
19–0	Comparison mask	Comparison mask indicates the size of the space to be translated. The value in the register represents which of the most significant address bits to compare for a window match. Non-contiguous comparison masks will exhibit unpredictable behavior. Examples: POCMR = 0b0xxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx Translation is disabled. All addresses received pass through unaltered. POCMR = 0b1xxx_xxxx_xxxx_1111_1111_1111_1111_1111 20 bits (physical address bits 31-12) are comparison masked for a 4Kbyte window size. This is the smallest window size allowed. POCMR = 0b1xxx_xxxx_xxxx_1111_1111_1111_0000_0000 12 bits (physical address bits 31-20) for a 1Mbyte window size.

9.11.1.6 Discard Timer Control Register (PTCR)

The discard timer control register (PTCR), shown in [Figure 9-20](#), configures the discard timer used to put a time limit on delayed read transactions from non-prefetchable memory.

Field	31	30	24	23	16
Field	EN	—			PTV
Reset	0000_0000_0000_0000				
R/W	R/W				
Addr	0x1087A				
Field	15				0
Field	PTV				
Reset	0000_0000_0000_0000				
R/W	R/W				
Addr	0x10878				

Figure 9-20. Discard Timer Control register (PTCR)

Table 9-7. describes PTCR fields.

Table 9-7. PTCR Field Descriptions

Bits	Name	Description
31	Enable	Discard timer enable. 0 Disable the discard timer 1 Enable the discard timer
30–24	—	Reserved
23–0	Preload timer value	Preload value for 24-bit discard timer. Delayed PCI read transactions to a non-prefetchable address space remain valid within the PCI bridge a minimum of $(2^{24} - \text{Preload Timer Value})$ internal clock cycles. The discard timer is used to discard delayed reads from non-prefetchable address space if the master has not repeated the transaction in n internal clock cycles, where $n = (2^{24} - \text{Preload Timer Value})$. Valid Preload Timer Values are in the range 0x000000–0xFFFFFE. Example: To discard a delayed completion if the PCI master has not repeated the transaction in 2^{15} PCI clocks and the internal frequency is 2 to 1 to the PCI bus. The Preload Timer Value should equal $2^{24} - 2^{16}$ (0xFF0000).

9.11.1.7 General Purpose Control Register (GPCR)

The general purpose control register (GPCR), shown in [Figure 9-21](#), contains control bits for rerouting interrupts and adjusting the DMA controller's 60x bandwidth.




Figure 9-21. General Purpose Control Register (GPCR)

Table 9-8. describes GPCR fields.

Table 9-8. GPCR Field Descriptions

Bits	Name	Description
31–20	—	Reserved, should be cleared.
19–18	DMABC	DMA 60x bandwidth control 00 DMA uses low 60x bandwidth. 01 DMA uses high 60x bandwidth. 10 DMA uses maximum 60x bus bandwidth. 11 DMA uses minimum 60x bandwidth. Allows breaks to be inserted in the DMA controller operation. This control may be needed to avoid starvation of other 60x masters because the PCI bridge can have higher priorities than other masters. The breaks are inserted only if some other 60x bus master requests the bus. The user should find the optimum setting by testing, arriving at the best for each specific implementation. For most systems the default value (low 60x bandwidth for the dma) will be good. Note that if the dma is the only master that needs the bus during the period of the transfer, the bandwidth is not affected.
17–15	—	Reserved, should be cleared.
14	INT2PCI	Interrupt reroute to PCI. 0 Interrupts are not rerouted to the PCI. Sent to the core if it is enabled or output on $\overline{IRQ7}$ if the core is disabled. 1 All SIU pending interrupts are rerouted to PCI's \overline{INTA} . Useful in agent mode.
13	MCP2PCI	Machine check reroute to PCI. 0 Machine check interrupts are not rerouted to the PCI. Sent to the core if it is enabled or output on $\overline{IRQ0}$ if the core is disabled 1 All machine check interrupts are rerouted to PICE's \overline{INTA} . Useful in agent mode.

Table 9-8. GPCR Field Descriptions (continued)

Bits	Name	Description
12–1	—	Reserved, should be cleared.
0	LE_MODE	Little endian mode. Controls the translation of 60x-PCI and PCI-60x. Refer to Section 9.11.2.27.1, “Additional Information on Endianess” for more details. 0 Big endian mode. 1 Little endian mode.

9.11.1.8 PCI General Control Register (PCI_GCR)

The PCI general control register (PCI_GCR), shown in [Figure 9-22](#), contains a bit for controlling the PCI reset signal when in host mode.

Field	31	—	16
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10882		
Field	15	—	1 0
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10880		

Figure 9-22. PCI General Control Register (PCI_GCR)

Table 9-9. describes PCI_GCR fields.

Table 9-9. PCI_GCR Field Descriptions

Bits	Name	Description
31–1	—	Reserved, should be cleared.
0	Soft PCI Reset	Only valid when in host mode. Allows $\overline{\text{PCI_RST}}$ to be controlled software. Setting this bit drives the PCI reset signal high; clearing it drives the signal low.

9.11.1.9 Error Status Register (ESR)

The error status register (ESR), shown in [Figure 9-23](#), contains status bits for various types of error conditions captured by the PCI bridge. Each status bit is set when the corresponding error condition is captured. Each bit is cleared by writing a one.




Figure 9-23. Error Status Register (ESR)

Table 9-10. describes ESR fields.

Table 9-10. ESR Field Descriptions

Bits	Name	Description
31–13	—	Reserved, should be cleared.
12	I2O_DBMC	I ₂ O DoorBell Machine Check. When a PCI-mastered write sets IDBR[31], a machine check is sent to the local processor and the event is reported in ESR[I2O_DBMC]. This bit is also set in the following cases: <ul style="list-style-type: none"> • An overflow condition in the inbound posted I₂O queue • An overflow condition in the outbound free I₂O queue. These two interrupts can be masked in the I ₂ O unit.
11	NMI	General error/interrupt indication. In host mode, this bit is set when a 60x bus write transaction initiated by the PCI bridge is terminated by the assertion of TEA. In agent mode, this bit is set when the GPCR[MCP2PCI] bit is set and an internal machine check interrupt (MCP) is issued by one of the PowerQUICC II's MCP sources. Machine check and interrupt assertion is determined by ECR[11]. The reset value of ECR[11], logic zero, indicates that an interrupt will be asserted if ESR[NMI] is set (and enabled per EMR[11]).
10	IRA	Illegal register access with incorrect size.
9	I2O_IPQO	I2O inbound post queue overflow.
8	I2O_OFQO	I2O outbound free queue overflow.
7	PCI_PERR_WR	PCI parity error received on a write.
6	PCI_PERR_RD	PCI parity error received on a read.
5	PCI_SERR	PCI SERR received.
4	PCI_TAR_ABT	PCI target abort

Table 9-10. ESR Field Descriptions (continued)

Bits	Name	Description
3	PCI_NO_RSP	PCI no response (no DEVSEL; master abort).
2	PCI_DATA_PAR_RD	PCI read data parity error.
1	PCI_DATA_PAR_WR	PCI write data parity error.
0	PCI_ADDR_PAR	PCI address parity error (read or write).

9.11.1.10 Error Mask Register (EMR)

The error mask register (EMR) register, shown in Figure 9-24, enables the IOU to assert an interrupt or a machine check for the various types of error conditions listed in Table 9-10. Each mask bit is active high. That is, if a bit value is zero, an interrupt or machine check is not asserted for the corresponding error condition.




Figure 9-24. Error Mask Register (EMR)

Table 9-11. describes EMR fields.

Table 9-11. EMR Field Descriptions

Bits	Name	Description
31–13	—	Reserved, should be cleared.
12	I2O_DBMC	I ₂ O doorbell machine check. 0 Machine check is not enabled 1 Machine check is enabled
11	NMI	General error/interrupt indication.
10	IRA	Illegal register access with incorrect size.
9	I2O_IPQO	I2O inbound post queue overflow.
8	I2O_OFQO	I2O outbound free queue overflow.

Table 9-11. EMR Field Descriptions (continued)

Bits	Name	Description
7	PCI_PERR_WR	PCI parity error received on a write. The PowerQUICC II sinks PERR. This error is only a function of data.
6	PCI_PERR_RD	PCI parity error received on a read. The PowerQUICC II sinks PERR. This error is only a function of data.
5	PCI_SERR	PCI $\overline{\text{SERR}}$ received.
4	PCI_TAR_ABT	PCI target abort
3	PCI_NO_RSP	PCI no response (no $\overline{\text{DEVSEL}}$; master abort).
2	PCI_DATA_PAR_RD	PCI read data parity error. The PowerQUICC II sources PERR. This error is only a function of data.
1	PCI_DATA_PAR_WR	PCI write data parity error. The PowerQUICC II sources PERR. This error is only a function of data.
0	PCI_ADDR_PAR	PCI address parity error (read or write).

9.11.1.11 Error Control Register (ECR)

The error control register (ECR) register, shown in [Figure 9-25](#), determines whether the IOU asserts an interrupt or a machine check for the error conditions listed in [Table 9-10](#). The IOU asserts an interrupt or machine check only if the mask bit for the error condition (refer to [Table 9-11](#)) is set. Each bit is defined as follows:

- Zero: The IOU issues an interrupt upon the error condition.
- One: The IOU issues a machine check upon the error condition.




Figure 9-25. Error Control Register (ECR)

[Table 9-12](#) describes ECR fields.

Table 9-12. ECR Field Descriptions

Bits	Name	Description
31–13	—	Reserved, should be cleared.
12	I2O_DBMC	I2O doorbell machine check 0 ESR[I2O_DBMC] causes an interrupt. 1 ESR[I2O_DBMC] (if enabled) causes a machine check.
11	NMI	General error/interrupt indication.
10	IRA	Illegal register access with incorrect size.
9	I2O_IPQO	I2O inbound post queue overflow.
8	I2O_OFQO	I2O outbound free queue overflow.
7	PCI_PERR_WR	PCI parity error received on a write.
6	PCI_PERR_RD	PCI parity error received on a read.
5	PCI_SERR	PCI $\overline{\text{SERR}}$ received.
4	PCI_TAR_ABT	PCI Target Abort
3	PCI_NO_RSP	PCI no response (no $\overline{\text{DEVSEL}}$; master abort).
2	PCI_DATA_PAR_RD	PCI read data parity error.
1	PCI_DATA_PAR_WR	PCI write data parity error.
0	PCI_ADDR_PAR	PCI address parity error (read or write).

9.11.1.12 PCI Error Address Capture Register (PCI_EACR)

The PCI error address capture register (PCI_EACR), shown in [Figure 9-26](#), stores the address associated with the first PCI error captured.

	31		16
Field	PCI_EAR		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10892		
	15		0
Field	PCI_EAR		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10890		

Figure 9-26. PCI Error Address Capture Register (PCI_EACR)

Table 9-13. describes PCI_EACR fields.

Table 9-13. PCI_EACR Field Descriptions

Bits	Name	Description
31–0	PCI_EAR	The address associated with the first error captured.

9.11.1.13 PCI Error Data Capture Register (PCI_EDCR)

The PCI error data capture register (PCI_EDCR), shown in [Figure 9-27](#), stores the data associated with the first PCI error captured.




Figure 9-27. PCI Error Data Capture Register (PCI_EDCR)

Table 9-14. describes PCI_EDCR fields.

Table 9-14. PCI_EDCR Field Description

Bits	Name	Description
31–0	PCI_EDR	The data associated with the first error captured.

9.11.1.14 PCI Error Control Capture Register (PCI_ECCR)

The PCI error control capture register (PCI_ECCR), shown in [Figure 9-28](#), stores information associated with the first PCI error captured.

	31	30	28	27	24	23	22	21	20	19	16
Field	—	FET		BN		—	TS		ES		
Reset	0000_0000_0000_0000										
R/W	R/W										
Addr	0x108A2										
	15	12	11	8	7	4	3	2	1	0	
Field	CMD		—	BE		—	PB	VI			
Reset	0000_0000_0000_0000										
R/W	R/W										
Addr	0x108A0										

Figure 9-28. PCI Error Control Capture Register (PCI_ECCR)

Table 9-15 describes PCI_ECCR fields.

Table 9-15. PCI_ECCR Field Descriptions

Bits	Name	Description
31	—	Reserved, should be cleared.
30–28	First error type	Type of first PCI error captured. This field is the bit index of the error type in Table 9-10. For example, a value of 0b101 indicates a PCI SERR received condition while a value of 0b010 indicates a PCI read data parity error.
27–24	Beat number	32-bit data beat number for data parity error (data parity error only) 0000 1 0001 2 ... 0111 8 1000 overflow (transaction larger than one cache line)
23–22	—	Reserved, should be cleared.
21–20	Transaction size	This is the size of the transaction in doublewords (4 bytes) (the PCI bridge as master only) 00 4 doublewords 01 1 doubleword 10 2 doublewords 11 3 doublewords
19–16	Error source	The source of the PCI transaction 0000 External master 0001 60x master 0101 DMA All others are reserved.
15–12	Command	PCI command
11–8	—	Reserved, should be cleared.
7–4	Byte enables	PCI byte enables.
3–2	—	Reserved, should be cleared.

Table 9-15. PCI_ECCR Field Descriptions (continued)

Bits	Name	Description
1	Parity bit	Parity bit for PCI bus data word.
0	Valid info	When this bit is set, the PCI bus error capture registers (PCI_EACR, PCI_EDCR, and PCI_ECCR) contain valid information. Writing '0' to this bit enables the capture of a new error in the PCI bus error capture registers (PCI_EACR, PCI_EDCR, and PCI_ECCR).

9.11.1.15 PCI Inbound Translation Address Registers (PITARx)

The PCI inbound translation address registers (PITAR_x), shown in [Figure 9-29](#), select the base addresses in the 60x address space of the translation windows for transactions generated by the master on the PCI bus. The new translated address is created by concatenating the transaction offset to this base address. Refer to [Section 9.10.2.1, “PCI Inbound Translation.”](#)




Figure 9-29. PCI Inbound Translation Address Registers (PITARx)

Table 9-16. describes PITAR_x.

Table 9-16. PITARx Field Descriptions

Bits	Name	Description
31–20	—	Reserved, should be cleared.
19–0	Translation Address	60x address which indicates the starting point of the inbound translated address. The translation address must be aligned based on the window’s size. This corresponds to bits 31-12 of a 32-bit address

9.11.1.16 PCI Inbound Base Address Registers (PIBARx)

The PCI inbound base address registers (PIBAR_x), shown in [Figure 9-30](#), select the starting addresses (in PCI memory space) of the windows to be translated. These registers are tied to the GPLABAR_x registers; see [Section 9.11.2.14, “General Purpose Local Access Base Address Registers \(GPLABARx\).”](#) A change

in a PIBAR_x register causes a change in the GPLABAR_x in the base address bits that are non-masked by PICMR_x, and vice versa.

The system host is responsible for the configuration of the base address by writing to GPLABAR_x; therefore, in PCI agent mode, the PIBAR_x registers should be read-only. However, if the PCI bridge is defined as the PCI host, it may be easier to configure its own inbound base address by writing directly to the PIBAR_x registers.

	31	20	19	16
Field	—			BA
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x108F2 (PITAR0); 0x108DA (PITAR0)			
	15			0
Field	BA			
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x108F0 (PITAR0); 0x108D8 (PITAR0)			

Figure 9-30. PCI Inbound Base Address Registers (PIBAR_x)

Table 9-17. describes PIBAR_x.

9.11.1.17 PCI Inbound Comparison Mask Registers (PICMR_x)

Table 9-17. PIBAR_x Field Descriptions

Bits	Name	Description
31–20	—	Reserved, should be cleared.
19–0	Base Address	PCI address which is the starting point for the inbound translation window. This corresponds to bits 31-12 of a 32-bit address

The PCI inbound comparison mask registers (PICMR_x), shown in [Figure 9-31](#), defines the inbound window's size. In PCI agent mode, this register should be initialized (either by the core or by the CP's automatic EPROM load) before the AGENT_CFG_LOCK bit (see [Section 9.11.2.22, "PCI Bus Function Register"](#)) can be cleared to enable the host to configure the device. Some of the fields of this registers are tied to the GPLABAR_x registers; see [Section 9.11.2.14, "General Purpose Local Access Base Address Registers \(GPLABAR_x\)"](#).




Figure 9-31. PCI Inbound Comparison Mask Registers (PICMRx)

Table 9-18. describes PICMRx.

Table 9-18. PICMRx Field Descriptions

Bits	Name	Description
31	Enable	Setting this bit enables address translation
30	NO_SNOOP_EN	Controls whether the PCI bridge generates snoop transactions on the 60x bus for PCI-to-60x memory transactions which hit in this address translation window. Disabling snooping is a performance enhancement for systems that do not need to maintain coherency on system memory accesses by PCI. 0 Snooping is enabled. 1 Snooping is disabled.
29	Prefetchable	Indicates whether the address space is prefetchable so that streaming can occur. 0 not prefetchable 1 prefetchable
28–20	—	Reserved, should be cleared.
19–0	Comparison Mask	Indicates the size of the space to be translated. The value in the register represents which of the most significant address bits to compare for a window match. Non-contiguous comparison mask bits cause unpredictable behavior. Examples: PICMR = 0b0xxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx Inbound window is disabled. PICMR = 0b1xxx_xxxx_xxxx_1111_1111_1111_1111_1111 The mask is 20 bits (physical address bits 31-12) which corresponds to a 4Kbyte window size. This is the smallest window size allowed. PICMR = 0b1xxx_xxxx_xxxx_1111_1111_1111_0000_0000 The mask is 12 bits (physical address bits 31-20) which corresponds to a 1Mbyte window size.

9.11.2 PCI Bridge Configuration Registers

The *PCI Local Bus Specification* defines the configuration registers from 0x00 through 0x3F. Additionally, the PCI bridge specifies these additional registers: the PCI function register (at offset 0x44), the PCI arbiter control register (at offset 0x46), and the PCI Hot Swap register block (at offset 0x48). [Table 9-19](#) and [Figure 9-32](#) shows the PCI configuration registers provided by the PCI bridge for the PCI bus.

Note the following sections that apply to all PCI configuration registers (they appear immediately after the descriptions of individual registers):

- [Section 9.11.2.26, “PCI Configuration Register Access from the Core,”](#) on page 9-62
- [Section 9.11.2.27, “PCI Configuration Register Access in Big-Endian Mode,”](#) on page 9-62
- [Section 9.11.2.28, “Initializing the PCI Configuration Registers,”](#) on page 9-64

Table 9-19. PCI Bridge PCI Configuration Registers

Address (offset)	Register	Access	Reset	Section/Page
00	Vendor ID	R	0x1057	9.11.2.1/9-46
02	Device ID	R	0x18C0	9.11.2.2/9-47
04	PCI command	R/W	Mode-dependent	9.11.2.3/9-47
06	PCI status	Read/bit-reset	0x00B0	9.11.2.4/9-48
08	Revision ID	R	Rev-dependent	9.11.2.5/9-49
09	Standard programming interface	R	Mode-dependent	9.11.2.6/9-50
0A	Subclass code	R	0x00	9.11.2.7/9-50
0B	Class code	R	Mode-dependent	9.11.2.8/9-51
0C	Cache line size	R/W	0x00	9.11.2.9/9-51
0D	Latency timer	R/W	0x00	9.11.2.10/9-52
0E	Header type	R	0x00	9.11.2.11/9-52
0F	BIST control	R	0x00	9.11.2.12/9-53
10	PIMMR base address register	R/W	0xn _{nnn} _0000	9.11.2.13/9-53
14	GPL base address register 0	R/W	0x0000_0000	9.11.2.14/9-54
18	GPL base address register 1	R/W	0x0000_0000	9.11.2.14/9-54
1C	Reserved	—	—	—
2C	Sub system vendor ID	R/W	0x0000	9.11.2.15/9-55
2E	Sub system device ID	R/W	0x0000	9.11.2.16/9-56
30	Reserved	—	—	—
34	Capabilities pointer	R	0x48	9.11.2.17/9-56
35	Reserved	—	—	—
3C	Interrupt line	R/W	0x00	9.11.2.18/9-56
3D	Interrupt pin	R	0x01	9.11.2.19/9-57

Table 9-19. PCI Bridge PCI Configuration Registers (continued)

Address (offset)	Register	Access	Reset	Section/Page
3E	MIN GNT	R	0x00	9.11.2.20/9-57
3F	MAX LAT	R	0x00	9.11.2.21/9-58
40	Reserved	—	—	—
44	PCI function	R/W	0x0000	9.11.2.22/9-58
46	PCI arbiter control register	R/W	Mode-dependent	9.11.2.23/9-59
48	Hot swap register block	R/W	0x00nn_0006	9.11.2.24/9-60 9.11.2.25/9-61

Address offset (Hex)

00	Device ID (0x18C0)		Vendor ID (0x1057)	
04	PCI status		PCI command	
08	Class code	Subclass code	Standard programming	Revision ID
0C	BIST control	Header type	Latency timer	Cache line size
10	PIMMR base address register			
14	GPLA base address register 0			
18	GPLA base address register 1			
	:	—	:	
2C	Subsystem ID		Subsystem vendor ID	
	:	—	:	
34	—			Capabilities pointer
38	—			
3C	MAX LAT	MIN GNT	Interrupt pin	Interrupt line
40	—			
44	PCI arbiter control		PCI function	
48	Hot swap CSR		Hot swap capability ID	

Figure 9-32. PCI Bridge PCI Configuration Registers

The PCI configuration registers are accessible from the core through an indirect method discussed in “Section 9.11.2.26, PCI Configuration Register Access from the Core” on page 62. The registers are accessible from the PCI bus through the PCI configuration transaction when the PCI bridge is in agent mode.

The following sections describe the individual PCI configuration registers.

9.11.2.1 Vendor ID Register

Figure 9-33 and Table 9-20 describe the vendor ID register.

Field	15	0	VID
Reset	0001_0000_0101_0111		
R/W	R		
Addr	0x00		

Figure 9-33. Vendor ID Register

Table 9-20. Vendor ID Register Description

Bits	Name	Description
15–0	Vendor ID	Identifies the manufacturer of the device (0x1057 = Freescale)

9.11.2.2 Device ID Register

Figure 9-34 and Table 9-21 describes the device ID register.

Field	15	0	DID
Reset	0001_1000_1100_0000		
R/W	R		
Addr	0x02		

Figure 9-34. Device ID Register

Table 9-21. Device ID Register Description

Bits	Name	Description
15–0	Device ID	Identifies the particular device (0x18C0 = PowerQUICC II)

9.11.2.3 PCI Bus Command Register

Figure 9-35 and Table 9-22 describe the PCI bus command register that provides control over the ability to generate and respond to PCI cycles.

Field	15	10	9	8	7	6	5	4	3	2	1	0	
	—			FB-B	SERR	—	PERRR	—	MWI	SC	BM	MEM	I/O
Reset	0000_0000_0000_0000												
R/W	R/W												
Addr	0x04												

Figure 9-35. PCI Bus Command Register

Table 9-22. PCI Bus Command Register Description

Bits	Name	Description
15–10	—	Reserved, should be cleared.
9	Fast back-to-back	Hardwired to 0, indicating that the PCI bridge as a master does not run fast back-to-back transactions.
8	SERR	Controls the $\overline{\text{SERR}}$ driver of the PCI bridge. This bit (and bit 6) must be set to report address parity errors. 0 Disables the $\overline{\text{SERR}}$ driver 1 Enables the $\overline{\text{SERR}}$ driver
7	—	Reserved, should be cleared.
6	Parity error response	Controls whether the PCI bridge responds to parity errors on the PCI bus. 0 Parity errors are ignored and normal operation continues. 1 Action is taken on a parity error.
5	—	Reserved, should be cleared.
4	Memory-write-and-invalidate	Hardwired to 0, indicating that the PCI bridge acting as a master does not generate the memory-write-and-invalidate command. The PCI bridge generates a memory-write command instead.
3	Special-cycles	Hardwired to 0, indicating that the PCI bridge as a target ignores all special-cycle commands.
2	Bus master	Controls whether the PCI bridge can act as a master on the PCI bus. This bit is cleared if the PCI bridge is powered-up as an agent device and is set if it is powered-up as a host bridge device. 0 Disables the ability to generate PCI accesses. In host bridge mode, read transactions return undefined data and write transactions lose data. In agent mode, transactions are held until this bit is enabled. 1 Enables the PCI bridge to behave as a PCI bus master
1	Memory space	Controls whether the PCI bridge as a target responds to memory accesses. 0 The PCI bridge does not respond to PCI memory space accesses. 1 The PCI bridge responds to PCI memory space accesses.
0	I/O space	Hardwired to 0, indicating that the PCI bridge as a target does not respond to PCI I/O space accesses.

9.11.2.4 PCI Bus Status Register

The PCI bus status register, shown in [Figure 9-36](#), is used to record status information for PCI bus-related events. Only 2-byte accesses to address offset 0x06 are allowed.

Reads to this register behave normally. Writes are slightly different in that bits can be cleared, but not set. A bit is cleared whenever the register is written, and the data in the corresponding bit location is set. For example, to clear bit 14 and not affect any other bits in the register, write the value 0b0100_0000_0000_0000 to the register.

	15	14	13	12	11	10	9	8	7	6	5	4	3	0
Field	DPERR	SSERR	RM-A	RT-A	ST-A	$\overline{\text{DEVSEL_T}}$	DPD	FB-BC	—	66MHzC	CL	—		
Reset	0000_0000_1011_0000													
R/W	R/W									R	R/W			
Addr	0x06													

Figure 9-36. PCI Bus Status Register

Table 9-23. describes the PCI bus status register fields.

Table 9-23. PCI Bus Status Register Description

Bits	Name	Description
15	Detected parity error	Set whenever the PCI bridge detects a parity error on the PCI bus, even if parity error handling is disabled (as controlled by bit 6 in the PCI bus command register).
14	Signaled system error	Set whenever the PCI bridge asserts $\overline{\text{SERR}}$ on the PCI bus.
13	Received master-abort	Set whenever the PCI bridge, acting as the PCI master on the PCI bus, terminates a transaction (except for a special-cycle) using master-abort.
12	Received target-abort	Set whenever a PCI bridge-initiated transaction on the PCI bus is terminated by a target-abort.
11	Signaled target-abort	Set whenever the PCI bridge, acting as the PCI target on the PCI bus, issues a target-abort to a PCI master.
10–9	$\overline{\text{DEVSEL}}$ timing	Hardwired to 0b00, indicating that the PCI bridge uses fast device-select timing on the PCI bus.
8	Data parity detected	Set upon detecting a data parity error on the PCI bus. Three conditions must be met for this bit to be set: <ul style="list-style-type: none"> The PCI bridge detects a parity error. The PCI bridge is acting as the bus master for the operation in which the error occurred. Bit 6 in the PCI bus command register is set.
7	Fast back-to-back capable	Hardwired to 1, indicating that the PCI bridge as a target is capable of accepting fast back-to-back transactions.
6	—	Reserved, should be cleared.
5	66-MHz capable	This bit is read-only and indicates that the PCI bridge is capable of 66-MHz PCI bus operation on the PCI bus.
4	Capabilities List	Hardwired to 1, indicating that the PCI bridge implements new capabilities on the PCI bus.
3–0	—	Reserved, should be cleared.

9.11.2.5 Revision ID Register

Figure 9-37 and Table 9-24 describe the revision ID register.

	7	0
Field	RID	
Reset	Refer to Table 9-24 .	
R/W	R	
Addr	0x08	

Figure 9-37. Revision ID Register

Table 9-24. Revision ID Register Description

Bits	Name	Reset Value	Description
7–0	Revision ID	Revision Dependent	Specifies a device-specific revision code for the PowerQUICC II (assigned by Freescale). Revision ID = 0x11 for .25 micron revisions A.0, B.1, and C.0

9.11.2.6 PCI Bus Programming Interface Register

[Figure 9-38](#) and [Table 9-25](#) describe the PCI bus programming interface register.

	7	0
Field	PI	
Reset	Refer to Table 9-25 .	
R/W	R	
Addr	0x09	

Figure 9-38. PCI Bus Programming Interface Register

Table 9-25. PCI Bus Programming Interface Register Description

Bits	Name	Description
7–0	Programming interface	0x00 When the PCI bridge is configured as host bridge. 0x01 When the PCI bridge is configured as a peripheral device to indicate the programming model supports the I ₂ O interface.

9.11.2.7 Subclass Code Register

[Figure 9-39](#) and [Table 9-26](#) describe the subclass code register.

	7	0
Field	SC	
Reset	0000_0000	
R/W	R	
Addr	0x0A	

Figure 9-39. Subclass Code Register

Table 9-26. Subclass Code Register Description

Bits	Name	Description
7–0	Subclass code	Identifies more specifically the function of the PCI bridge (0x00 = host bridge)

9.11.2.8 PCI Bus Base Class Code Register

Figure 9-40 and Table 9-27 describe the PCI bus class code register.

	7	0
Field	BCC	
Reset	Refer to Table 9-27.	
R/W	R	
Addr	0x0B	

Figure 9-40. PCI Bus Base Class Code Register

Table 9-27. PCI Bus Base Class Code Register Description

Bits	Name	Description
7–0	Base class code	0x06 When the PCI bridge is configured as a host bridge to indicate “Host Bridge”. 0x0E When the PCI bridge is configured as a target device to indicate the device is an agent and is I ₂ O capable.

NOTE: I₂O Compliancy

When configured as a PCI agent device, the value of the Interface, Subclass Code, and Base Class Code Registers are 0x01, 0x00, and 0x0E respectively, indicating that the PowerQUICC II supports the I₂O protocol. The user should note that the I₂O support is not fully standard compliant.

9.11.2.9 PCI Bus Cache Line Size Register

Figure 9-41 and Table 9-28 describe the PCI bus cache line size register.




Figure 9-41. PCI Bus Cache Line Size Register

Table 9-28. PCI Bus Cache Line Size Register Description

Bits	Name	Description
7–0	Cache line size	Represents the cache line size of the system in terms of 32-bit words (eight 32-bit words = 32 bytes). This register is read-write; however, an attempt to program this register to any value other than 8 results in it being cleared.

9.11.2.10 PCI Bus Latency Timer Register

Figure 9-42 and Table 9-29 describe the PCI bus latency timer register.




Figure 9-42. PCI Bus Latency Timer Register

Table 9-29. PCI Bus Latency Timer Register Description

Bits	Name	Description
7–3	Latency timer	Represents the maximum number of PCI clocks that the device, when mastering a transaction, holds the bus after PCI bus grant has been negated. The value is in PCI clocks. Refer to the PCI 2.2 specification for the rules by which the PCI bus interface unit completes transactions when the timer has expired.
2–0		Read-only least-significant bits of the latency timer. (The latency timer value is programmed in multiples of eight.)

9.11.2.11 Header Type Register

Figure 9-43 and Table 9-30 describe the header type register.

Field	7	6	0
	MD	HT	
Reset	0000_0000		
R/W	R		
Addr	0x0E		

Figure 9-43. Header Type Register

Table 9-30. Header Type Register Description

Bits	Name	Description
7	Multifunction device	The PCI bridge is not a multifunction PCI device.
6–0	Header type	Identifies the layout of bytes 0x10–0x3F of the configuration address space.

9.11.2.12 BIST Control Register

Figure 9-44 and Table 9-31 describe the BIST control register.

Field	7	0
	BIST_CTRL	
Reset	0000_0000	
R/W	R	
Addr	0x0F	

Figure 9-44. BIST Control Register

Table 9-31. BIST Control Register Description

Bits	Name	Description
7–0	BIST control	Optional register for control and status of built-in self test (BIST)

9.11.2.13 PCI Bus Internal Memory-Mapped Registers Base Address Register (PIMMRBAR)

In agent mode, the PCI bridge provides one base address register called the PCI bus internal memory-mapped registers base address register (PIMMRBAR) to allow a host processor access to the PowerQUICC II's internal memory-mapped registers. Transactions from PCI that “hit” the PIMMRBAR are translated to the IMMR and sent to the logic that controls the internal memory-mapped registers. PIMMRBAR is shown in Figure 9-45.




Figure 9-45. PCI Bus Internal Memory-Mapped Registers Base Address Register (PIMMRBAR)

Table 9-32 describes PIMMRBAR fields.

Table 9-32. PIMMRBAR Field Descriptions

Bits	Name	Description
31–17	Base address	Indicates the base address for the inbound configuration window.
16–4	Base address	Hardwired to zeros, indicating that the PCI bridge requires a 128-KByte space for the configuration registers.
3	Prefetchable	Hardwired to 0 to indicate that this address region is not prefetchable.
2–1	Type	Hardwired to 00 to indicate that the address can be located anywhere in 32-bit address space.
0	Memory space indicator	Address is mapped to memory space.

9.11.2.14 General Purpose Local Access Base Address Registers (GPLABAR_x)

Two general purpose local access base address registers (GPLABAR_x) are provided to allow access to local memory space. These registers are closely tied to PIBAR_x and PICMR_x (see Section 9.11.1.16, “PCI Inbound Base Address Registers (PIBAR_x),” and Section 9.11.1.17, “PCI Inbound Comparison Mask Registers (PICMR_x)”). A write to GPLABAR_x causes a write to PIBAR_x but only to the bits allowed by the PICMR_x mask. Similarly, a write to PIBAR_x causes a write to GPLABAR_x of the non-masked bits of the base address. GPLABAR_x is shown in Figure 9-46.




Figure 9-46. General Purpose Local Access Base Address Registers (GPLABAR_x)

Table 9-33 describes GPLABAR_x fields.

Table 9-33. GPLABAR_x Field Descriptions

Bits	Name	Description
31–12	Base address	Represents the base address for the inbound GPLA memory window. The number of upper bits that the PCI bridge allows to be writable is selected through the PICMR; see Section 9.11.1.17, “PCI Inbound Comparison Mask Registers (PICMR_x)”
11–4		Hardwired to zeros. (The minimum window size allowed is 4K.)
3	Prefetchable	Corresponds to the prefetchable bit in the PICMR; see Section 9.11.1.17, “PCI Inbound Comparison Mask Registers (PICMR_x)”
2–1	Type	Hardwired to 00 to indicate that the address can be located anywhere in 32-bit address space.
0	Memory space indicator	Address is mapped to memory space (hardwired to 0).

9.11.2.15 Subsystem Vendor ID Register

Figure 9-47 and Table 9-34 describe the subsystem vendor ID register.




Figure 9-47. Subsystem Vendor ID Register

Table 9-34. Subsystem Vendor ID Register Description

Bits	Name	Description
15–0	Vendor ID	Identifies the add-in board or subsystem where the PCI device resides.

9.11.2.16 Subsystem Device ID Register

Figure 9-48 and Table 9-35 describe the subsystem ID register.

Field	15	0	SDID
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x2E		

Figure 9-48. Subsystem Device ID Register

Table 9-35. Subsystem Device ID Description Register

Bits	Name	Description
15–0	Subsystem ID	Identifies the add-in board or subsystem where the PCI device resides.

9.11.2.17 PCI Bus Capabilities Pointer Register

Figure 9-49 and Table 9-36 describe the PCI bus capabilities pointer register.

Field	7	0	CP
Reset	0100_1000		
R/W	R		
Addr	0x34		

Figure 9-49. PCI Bus Capabilities Pointer Register

Table 9-36. PCI Bus Capabilities Pointer Register Description

Bits	Name	Description
7–0	Capabilities pointer	Specifies the byte offset in the configuration space containing the first item in the capabilities list.

9.11.2.18 PCI Bus Interrupt Line Register

Figure 9-50 and Table 9-37 describes the PCI bus interrupt line register.

	7	0
Field	IL	
Reset	0000_0000	
R/W	R/W	
Addr	0x3C	

Figure 9-50. PCI Bus Interrupt Line Register

Table 9-37. PCI Bus Interrupt Line Register Description

Bits	Name	Description
7-0	Interrupt line	Contains the interrupt routing information. Software can use this register to hold information regarding which input of the system interrupt controller the \overline{INTA} signal is attached to. Values in this register are specific to the system architecture.

9.11.2.19 PCI Bus Interrupt Pin Register

Figure 9-51 and Table 9-38 describe the PCI bus interrupt pin register.

	7	0
Field	IP	
Reset	0000_0001	
R/W	R	
Addr	0x3D	

Figure 9-51. PCI Bus Interrupt Pin Register

Table 9-38. PCI Bus Interrupt Pin Register Description

Bits	Name	Description
7-0	Interrupt Pin	Indicates which interrupt pin the device (or function) uses (0x01 = \overline{INTA}).

9.11.2.20 PCI Bus MIN GNT

Figure 9-52 and Table 9-39 describes the PCI bus MIN GNT register.

	7	0
Field	MIN GNT	
Reset	0000_0000	
R/W	R	
Addr	0x3E	

Figure 9-52. PCI Bus MIN GNT

Table 9-39. PCI Bus MIN GNT Description

Bits	Name	Description
7-0	MIN GNT	Specifies the length of the device's burst period. The value 0x00 indicates that the PCI bridge has no major requirements for the settings of latency timers.

9.11.2.21 PCI Bus MAX LAT

Figure 9-53 and Table 9-40 describe the PCI bus MAX LAT register.

	7	0
Field	MAX LAT	
Reset	0000_0000	
R/W	R	
Addr	0x3F	

Figure 9-53. PCI Bus MAX LAT

Table 9-40. PCI Bus MAX LAT Description

Bits	Name	Description
7-0	MAX LAT	Specifies how often the device needs to gain access to the PCI bus. The value 0x00 indicates that the PCI bridge has no major requirements for the settings of latency timers.

9.11.2.22 PCI Bus Function Register

The PCI bus function register, shown in Figure 9-54, is used to determine the configuration of the PCI bus interface.

	15	6	5	4	3	2	1	0
Field	—	CFG_LOCK	—	TRGT_ LATENCY_DIS	MSTR_ LATENCY_DIS	PCI_HA		
Reset	0000_0000_0010_0000							
R/W	R/W						R	
Addr	0x44							

Figure 9-54. PCI Bus Function Register

Table 9-41. describes PCI bus function register fields.

Table 9-41. PCI Bus Function Register Field Descriptions

Bits	Name	Description
15–6	—	Reserved, should be cleared.
5	CFG_LOCK	<p>Agent mode: Setting CFG_LOCK prevents an external PCI master from accessing the configuration space while the 60x bus is doing internal configuration. It is explicitly set and cleared by the 60x bus.</p> <p>0 PCI bridge accepts accesses to the PCI configuration space or the internal memory-mapped configuration space.</p> <p>1 PCI bridge retries all accesses to the PCI configuration space or the internal memory-mapped configuration space.</p> <p>Host mode: the PCI configuration space is not accessible from the PCI side when the device is in host mode; therefore, this bit applies only for the internal memory-mapped configuration space.</p> <p>0 PCI bridge accepts accesses to the internal memory-mapped configuration space.</p> <p>1 PCI bridge retries all accesses to the internal memory-mapped configuration space.</p>
4-3	—	Reserved, should be cleared.
2	TRGT_LATENCY_DIS	<p>Target latency time-out disable. Controls whether the PCI bridge as a target time-outs when the first data phase of a transaction has not completed in 16 PCI cycles.</p> <p>0 Target latency time-out enabled.</p> <p>1 Target latency time-out disabled.</p>
1	MSTR_LATENCY_DIS	<p>Master latency timer disable. Controls whether the PCI bridge as a master ends a transaction after the expiration of the master latency timer. See Section 9.11.2.10, “PCI Bus Latency Timer Register.”</p> <p>0 Master latency timer enabled.</p> <p>1 Master latency timer disabled.</p>
0	PCI_HA	<p>Set or cleared by a Power-On configuration bit on power-up and is read-only.</p> <p>0 PCI interface is in host mode</p> <p>1 PCI interface is in agent mode</p>

9.11.2.23 PCI Bus Arbiter Configuration Register

The PCI bus arbiter configuration register, shown in [Figure 9-55](#), is used to determine the configuration of the PCI bus arbiter. Only 1-byte or 2-byte accesses to address offset 0x46 are allowed.

	15	14	13		7	6		4	3		1	0
Field	PCI_ ARB_DIS	PM		—		PCI_BUSMP			—			PCI_ BRIDGE MP
Reset	0 ¹ 000_0000_0000_0000											
R/W	R/W											
Addr	0x46											

¹ Reset value determined by PIC_CFG[1] pin value after hard reset. Refer to [Table 9-42](#).

Figure 9-55. PCI Bus Arbiter Configuration Register

Table 9-42. describes the PCI bus arbiter configuration register fields.

Table 9-42. PCI Bus Arbiter Configuration Register Field Description

Bit	Name	Description
15	PCI_ARB_DIS (PCI_CFG[1] pin value)	Determines if the PCI bridge is the PCI arbiter on the PCI bus. Set or cleared by the PIC_CFG[1] pin value after hard reset. 0 PCI bridge is the PCI arbiter. 1 PCI bridge is not the PCI arbiter. The PCI bridge presents its request on $\overline{REQ0}$ to the external arbiter and receives its grant on $\overline{GNT0}$.
14	Parking Mode	Controls which device receives the bus grant when there are no outstanding bus requests and the bus is idle. 0 The bus is parked with the last device to use the bus. 1 The bus is parked with the PCI bridge.
13–7	—	Reserved, should be cleared.
6–4	PCI Bus Master Priorities	Determines the arbitration priority given to the different masters on the PCI bus. Bit 6 corresponds to the priority of the master sourcing $\overline{REQ0}$, bit 5 corresponds to $\overline{REQ1}$, and bit 4 corresponds to $\overline{REQ2}$. 0 Master <i>n</i> has a low priority. 1 Master <i>n</i> has a high priority.
3–1	—	Reserved, should be cleared.
0	PCI Bridge Master Priority	Determines the PCI bridge's arbitration priority. 0 The PCI bridge has a low priority. 1 The PCI bridge has a high priority.

9.11.2.24 PCI Hot Swap Register Block

The PCI Hot Swap register block, shown in [Figure 9-56](#), is a set of registers in a capability structure. It contains the Hot Swap control status register itself, as well as other fields as required by the capabilities list format.

	31	24	23	16
Field	—		HS_CSR (See Section 9.11.2.25 , “PCI Hot Swap Control Status Register.”)	
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x4A			
	15	8	7	0
Field	NXT_PTR		CAP_ID	
Reset	0000_0000_0000_0110			
R/W	R/W		R	
Addr	0x48			

Figure 9-56. Hot Swap Register Block

[Table 9-43](#) describes the Hot Swap register block fields.

Table 9-43. Hot Swap Register Block Field Descriptions

Bits	Name	Description
31–24	—	Reserved. Should be cleared.
23–16	HS_CSR	Hot Swap control status register; see Section 9.11.2.25, “PCI Hot Swap Control Status Register.”
15–8	NXT_PTR	Next pointer—an offset into the device’s PCI configuration space for the location of the next item in the capabilities linked list. A value of 0x00 indicates that this is the last item in the list.
7–0	CAP_ID	CompactPCI® Hot Swap capability ID (read only).

9.11.2.25 PCI Hot Swap Control Status Register

Figure 9-57 and Table 9-44 describe the Hot Swap control status register.

	23	22	21	20	19	18	17	16
Field	INS	EXT	—	—	LOO	—	EIM	—
Reset	0000_0000							
R/W	R/W							
Addr	0x4A							

Figure 9-57. Hot Swap Control Status Register

Table 9-44. Hot Swap Control Status Register Field Descriptions

Bit	Name	Description
23	INS	$\overline{\text{ENUM}}$ status: insertion. Write a ‘1’ to clear this bit. 0 $\overline{\text{ENUM}}$ is not asserted 1 $\overline{\text{ENUM}}$ is asserted
22	EXT	$\overline{\text{ENUM}}$ status: extraction. Write a ‘1’ to clear this bit. 0 $\overline{\text{ENUM}}$ is not asserted 1 $\overline{\text{ENUM}}$ is asserted
21–20	—	Reserved. Should be cleared.
19	LOO	LED on/off when the hardware is in state H2. Read/write-able. 0 LED off 1 LED on
18	—	Reserved. Should be cleared.
17	EIM	$\overline{\text{ENUM}}$ signal mask. Read/write-able. 0 Enable signal 1 Mask signal
16	—	Reserved. Should be cleared.

9.11.2.26 PCI Configuration Register Access from the Core

The 60x bus master cannot directly access the PCI configuration registers because they are not in the internal memory-mapped configuration register's space. The 60x bus master must first load CFG_ADDR (at offset 0x10900 in the memory-mapped configuration registers block) with a 32-bit register address in the form '0x8000_0nnn,' where *nnn* is the address offset of the desired PCI configuration register. The data can then be accessed in CFG_DATA (at offset 0x10904 in the internal memory map). See [Section 9.9.1.4.4, "Host Mode Configuration Access."](#)

When accessing the PCI bridge's PCI configuration registers with the 60x bus master, note the following:

- The bus number and device number fields of the CFG_ADDR register should be cleared.
- Accesses to CFG_ADDR or CFG_DATA which are greater than 4 bytes generate an illegal register access error setting ECR[IRA]; see [Section 9.11.1.11, "Error Control Register \(ECR\)."](#)
- Accesses to CFG_DATA without a valid offset in CFG_ADDR generates an I/O transaction on the PCI bus.

9.11.2.27 PCI Configuration Register Access in Big-Endian Mode

Since the local CPU (internal core or external) is operating in big-endian mode, software must byte-swap the data of the configuration register before performing an access. That is, the data appears in the core register in ascending significance byte order (LSB to MSB). Software loads the configuration register address and the configuration register data into the core register in ascending significance byte order (LSB to MSB).

Note that in the following examples, the data in the configuration register (at 0x18) is shown in little-endian order. This is because all the internal registers are intrinsically little-endian.

Example: configuration sequence, 2-byte data write to register at address offset 0x1A for PCI bus.

Initial values:

```
r0 contains 0x1800_0080
r1 contains IMMR+0x10900
r2 contains IMMR+0x10904
r3 contains 0xDDCC_BBAA
Register at 0x18 contains 0xFFFF_FFFF (1B to 18)
```

Code sequence:

```
stw    r0,0(r1)
sth    r3,2(r2)
```

```
Results: Address IMMR+0x10900 contains 0x8000_0018 (MSB to LSB)
Address IMMR+0x10904 contains 0xFFFF_AABB (MSB to LSB) where 'XXXX' is
the old value and is not affected the sth.
Note: the address of PCI_CFG_DATA must match the offset address 0x1A.
Register at 0x18 contains 0xAABB_FFFF (1B to 18)
```

This example shows an address of IMMR+0x10906 used to access the PCI_CFG_DATA. This was done in order to align the data with the address 0x1A. The address used to access PCI_CFG_DATA can have a value of IMMR+0x10904, IMMR+0x10905, IMMR+0x10906, or IMMR+0x10907. The two least significant bits of the address used to access PCI_CFG_DATA should match the byte-wise offset of the register being accessed. For instance, if 0x0D is the offset of the register being accessed, then the address used to access PCI_CFG_DATA must be IMMR+0x10905.

9.11.2.27.1 Additional Information on Endianess

The endianess of both the MPC826x's peripheral logic (GPCR[LE_MODE]—see the following section) and the MPC826x's 603e CPU core (MSR[LE]) must be set to the same endianess configuration—that is both must be set for little or big endian operation.

For applications where little endian (LE) devices, such as those commonly found on the PCI bus, share memory with the MPC826x, it is recommended to leave the MPC826x's 603e core CPU and peripheral logic in the big endian (BE) modes and then to use a region of the PowerQUICC II local memory for LE-formatted data. When a little endian PCI device stores data to this memory region, the PowerQUICC II internal peripheral logic (in big endian mode) stores the data into memory in LE format. Likewise, when a little-endian PCI device reads data from this memory region, the MPC826x internal peripheral logic (in BE mode) provides the data to the PCI device in LE format.

A little-endian PCI device can share this LE memory region with the PowerQUICC II local processor (603e core CPU) running in big endian if, when the PowerQUICC II accesses that LE region, it uses the **lwbrx** and **stwbrx** commands. The **lwbrx** command byte-swaps the LE data from that region so the 603e CPU sees the data in BE format. Similarly, the **stwbrx** command byte-swaps the BE data from the 603e processor being stored to that region of memory, so it is stored into the memory region in LE format.

For the MPC603e and the PowerQUICC II implementations, there is NO latency difference associated with **lwbrx** and **stwbrx** commands compared to the other load and store commands.

9.11.2.27.2 Notes on GPCR[LE_MODE]

GPCR[LE_MODE] (refer to Section 9.11.1.7) determines the endianess of the PCI section of PowerQUICC II. The default value of GPCR[LE_MODE] (offset: 0x1087C) is 0. If LE_MODE is set while a program is executing, care should be taken as to how subsequent accesses to the PCI memory-mapped registers are made. Consider the following two examples (assume internal memory starts at 0x04700000):

Example 1— Accessing PCI memory-mapped registers before GPCR[LE_MODE] is set. Assume that one wants to use CPU software to set CTM of PCI DMA0 mode register (DMAMR0[CTM]) located at 0x04710500. The value constructed from the bit field description of the DMAMR0 is 0x00000004. However, the value written to this register is 0x04000000—the byte-swapped version of 0x00000004.

Example 2—Accessing PCI memory-mapped registers after GPCR[LE_MODE] is set. Assume that, after GPCR[LE_MODE] is set, one wants to use CPU software to set DMAMR0[CTM]. Because of address munging, this register is now located at 0x04710504. This new address is derived from the following:

1. The register is located at 0x04710500.
2. For a 4-byte access, address munging dictates that the XOR value is 0b100 (refer to Chapter 4 of the *Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture*).
3. The last three bits of 0x04710500 is 0b000.
4. XOR 0b000 with 0b100 (0b000 \oplus 0b100 = 0b100).
5. Therefore, the munged address of this register would be 0x04710504.

Therefore, to set CTM in PCI DMA0 mode register, 0x00000004 is written to 0x04710504.

9.11.2.28 Initializing the PCI Configuration Registers

The configuration registers are initialized to the reset values shown in the register descriptions. However, they can also be initialized to user-defined values loaded directly from the EEPROM used to configure the PowerQUICC II by setting the ALD_EN (auto-load enable) bit in the hard reset configuration word; refer to [Section 5.4.1, “Hard Reset Configuration Word.”](#)

To initialize configuration registers from an EEPROM, the user builds a contiguous table of register initialization data structures in a user-defined space within the EEPROM. Each data structure, shown in [Figure 9-58](#), contains the address of a specific register and its initialization data, as well as some control information. The last data structure entry in the table is marked by setting its ‘Last’ bit.




Figure 9-58. Data Structure for Register Initialization

Table 9-45. describes the data structure fields.

Table 9-45. Bit Settings for Register Initialization Data Structure

Offset	Bits	Name	Description
0x00	0–31	Address	Contains the absolute destination address to which the data is written.
0x04	0–28	—	Reserved, should be cleared.
	29	Last	Indicates that this is the last initialization transaction to be performed. 0 Not last transaction 1 Last transaction
	30–31	SIZE	Data size in bytes 00 4 bytes 01 1 byte 10 2 bytes 11 3 bytes
0x08	0–31	Data	Contains the data to be written to the specified address. Data bytes are written according to the value specified in the SIZE field and according to big-endian byte ordering.

Note that the data structure description assumes the following:

- Addresses refer to 60x bus addresses.
- Address and data byte ordering are big-endian.

- Accesses to PCI configuration registers are indirect (through PCI CFG_ADDR and PCI CFG_DATA).

A pointer located at address 0x4 of the EEPROM (right after the hard reset configuration word) defines the beginning of the initialization table. The table should be placed beyond the reset configuration data to avoid the EEPROM bytes dedicated to the eight possible hard reset configuration words (refer to Section 5.4.1, “Hard Reset Configuration Word,” and Figure 9-59).




Figure 9-59. PCI Configuration Data Structure for the EEPROM

After a hard reset, if the auto-load enable bit has been set in the hard reset configuration word, a special internal CP routine checks the EEPROM contents and loads the configuration data into the specified addresses. Note that the initialization data can be loaded into any memory location (not restricted to the PCI configuration space) by this routine.

9.12 Message Unit (I₂O)

The embedded processor is often part of a larger system containing many processors and distributed memory. These processors tend to work on tasks independent of the host processor(s) and other peripheral processors in the system. Because of the independent nature of the tasks, it is necessary to provide a communication mechanism between the peripheral processors and the rest of the system. One such method is the use of messages. The PCI bridge provides a messaging unit to further facilitate communications between host and peripheral. The PCI bridge’s message unit can operate with either generic messages and door bell registers, or as an I₂O interface.

9.12.1 Message Registers

The PCI bridge contains two inbound message registers and two outbound message registers. The registers are each 32 bits. The inbound registers allow a remote host or PCI master to write a 32-bit value which in

turn causes an interrupt to the local processor that implements the PowerPC architecture because the register indirectly drives an interrupt line to the local processor. The outbound register allows the local processor to write an outbound message which, in turn, causes the outbound interrupt signal \overline{INTA} to assert.

The interrupt to the local processor is cleared by setting the appropriate bit in the inbound message interrupt status register. The interrupt to PCI (\overline{INTA}) is cleared by setting the appropriate bit in the outbound interrupt status register.

9.12.1.1 Inbound Message Registers (IMRx)

The inbound message registers, described in [Figure 9-60](#) and [Figure 9-46](#), are accessible from the PCI bus and the 60x bus in both host and agent modes.




Figure 9-60. Inbound Message Registers (IMRx)

Table 9-46. IMRx Field Descriptions

Bits	Name	Description
31–0	IMSG x	Inbound message x . Contains generic data to be passed between the local processor and external hosts.

9.12.1.2 Outbound Message Registers (OMRx)

The outbound message registers, described in [Figure 9-61](#) and [Figure 9-47](#), are accessible from the PCI bus and the 60x bus in both host and agent modes.

	31	16
Field	OMSG _x	
Reset	Undefined	
R/W	R/W	
Addr	0x1045A (OMR0); 0x1045E (OMR1)	
	15	0
Field	OMSG _x	
Reset	Undefined	
R/W	R/W	
Addr	0x10458 (OMR0); 0x1045C (OMR1)	

Figure 9-61. Outbound Message Registers (OMR_x)Table 9-47. OMR_x Field Descriptions

Bits	Name	Description
31–0	OMSG _x	Outbound message <i>x</i> . Contains generic data to be passed between the local processor and external hosts.

9.12.2 Door Bell Registers

The PCI bridge contains an inbound and an outbound door bell register. The registers are 32-bit. The inbound door bell allows a remote processor to set a bit in the register from the PCI bus. This, in turn, causes the PCI bridge to generate an interrupt to the local processor. The local processor can write to the outbound register which causes the outbound interrupt signal \overline{INTA} to assert thus interrupting the remote processor on the PCI bus.

9.12.2.1 Outbound Doorbell Register (ODR)

ODR, described in [Figure 9-62](#) and [Table 9-48](#), is accessible from the PCI bus and the 60x bus in both host and agent modes.




Figure 9-62. Outbound Doorbell Register (ODR)

Table 9-48. ODR Field Descriptions

Bits	Name	Access	Description
31–29	—	R	Reserved, should be cleared.
28–0	ODRx	Write 1 to set from local processor. Write 1 to clear from PCI.	Outbound door bell x, where x is each bit. Writing a bit in this register from the local processor causes an interrupt (INTA) to be generated.

9.12.2.2 Inbound Doorbell Register (IDR)

IDR, described in [Figure 9-63](#) and [Table 9-49](#), is accessible from the PCI bus and the 60x bus in both host and agent modes.




Figure 9-63. Inbound Doorbell Register (IDR)

Table 9-49. IDR Field Descriptions

Bits	Name	Access	Description
31	IMC	Write 1 to set from PCI. Write 1 to clear from local processor.	Machine check. Writing to this bit will generate a machine check interrupt to the local processor.
30–0	IDRx	Write 1 to set from PCI. Write 1 to clear from local processor.	Inbound door bell <i>x</i> , where <i>x</i> is each bit. Writing a bit in this register from the PCI bus causes an interrupt to be generated through the PCI bridge to the local processor.

9.12.3 I₂O Unit

The Intelligent Input Output specification (I₂O) was established in the industry to allow architecture-independent I/O subsystems to communicate with an OS through an abstraction layer. The specification is centered around a message passing scheme. An I₂O embedded peripheral (IOP) is comprised of memory, processor, and input/output device(s). An IOP dedicates space in its local memory to hold inbound (from the remote host) and outbound (to the remote host) messages. The space is managed as memory-mapped FIFOs, with pointers to this memory maintained in hardware.

Messages are made up of frames which are a minimum of 64-bytes in length. The message frame address (MFA) is the address which points to the first byte of the message frame. The messages are located in local-system memory. Tracking of the status and location of these messages is done with four FIFOs (two FIFOs for inbound and two for outbound messages) also located in local-system memory. Hardware registers inside the PCI bridge's core logic manage these FIFOs. One FIFO in each queue keeps track of the free MFAs (Free_LIST FIFO). The other FIFO keeps track of the MFAs which have posted messages (Post_LIST FIFO). [Figure 9-64](#) shows an example of the message queues, although there is no specific order that these queues must follow.




Figure 9-64. I₂O Message Queue

I₂O defines extensions for the PCI bus hardware through which message queues are managed in hardware.

9.12.3.1 PCI Configuration Identification

A host identifies an IOP by its PCI class code. When I₂O is enabled, configuration information is provided through the PCI configuration space to the host. Refer to the following:

- [Section 9.11.2.6, “PCI Bus Programming Interface Register”](#)
- [Section 9.11.2.7, “Subclass Code Register”](#)
- [Section 9.11.2.8, “PCI Bus Base Class Code Register”](#)

9.12.3.2 Inbound FIFOs

The inbound FIFO allows external PCI masters to post messages to the local processor. I₂O defines two inbound FIFOs—an inbound post FIFO and an inbound free FIFO.

The following registers should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.

9.12.3.2.1 Inbound Free_FIFO Head Pointer Register (IFHPR) and Inbound Free_FIFO Tail Pointer Register (IFTPR)

The inbound free list FIFO holds the list of empty inbound MFAs. The external PCI master reads IFQPR (refer to Section 9.12.3.4.1, “Inbound FIFO Queue Port Register (IFQPR)”) which returns the MFA pointed to by the inbound free list tail pointer register, (IFTPR+QBAR). The PCI bridge’s I₂O unit then advances IFTP.

If the inbound free list is empty (no free MFA entries), the unit returns 0xFFFF_FFFF.

Free MFAs from the local processor are posted to the inbound free list FIFO that is pointed to by the inbound free_FIFO head pointer register, described in Figure 9-65 and Table 9-50. The local processor is responsible for updating this register.




Figure 9-65. Inbound Free_FIFO Head Pointer Register (IFHPR)

Table 9-50. IFHPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	IFHP	Inbound free_fifo head pointer. Local memory offset of the head pointer of the inbound free list FIFO.
1–0	—	Reserved, should be cleared.

Free MFAs are picked up by the PCI masters that are pointed to by the inbound free_FIFO tail pointer, described in Figure 9-66 and Table 9-51. The PCI read is performed at the inbound queue port. Hardware automatically advances this register after every read.




Figure 9-66. Inbound Free_FIFO Tail Pointer Register (IFTPR)

Table 9-51. IFTPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	IFTP	Inbound free_FIFO tail pointer. Local memory offset of the tail pointer of the inbound free list FIFO.
1–0	—	Reserved, should be cleared.

9.12.3.2.2 Inbound Post_FIFO Head Pointer Register (IPHPR) and Inbound Post_FIFO Tail Pointer Register (IPTPR)

The inbound post FIFO holds MFAs from external PCI masters which are posted to the local processor. PCI masters, external to the PCI bridge, write to the head of the FIFO by writing the MFA to IFQPR (refer to [Section 9.12.3.4.1, “Inbound FIFO Queue Port Register \(IFQPR\)”](#)). The I₂O unit transfers the MFA to the location pointed to by the IPHPR. The local address is QBAR + IPHPR.

Once the MFA has been written to the queue in local memory, the PCI bridge’s I₂O unit advances the IPHPR to set up for the next message. This causes an interrupt to be asserted to the local processor. The inbound post queue interrupt bit in the inbound interrupt status register (IMISR[IPQI]) is set to indicate this condition (refer to [Table 9-62](#)). The local processor acknowledges the message (i.e. MFA) by writing a one to the appropriate status bit (IMISR[IPQI]) to clear it. The local processor fetches the MFA by reading the contents of the IPTPR. After the local processor has read the message pointed to by the MFA, the local processor must advance the IPTPR. Once the processor has completed use of the message, it must return the message buffer (i.e. MFA) to the inbound free list FIFO.

PCI masters post MFAs to the inbound post list FIFO that is pointed to by the inbound post_FIFO head pointer register, described in [Figure 9-67](#) and [Table 9-52](#). The PCI writes are addressed to the inbound queue port. Hardware (in the I₂O module) automatically advances the IPHPR after every write.




Figure 9-67. Inbound Post_FIFO Head Pointer Register (IPHPR)

Table 9-52. IPHPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	IPHP	Inbound post_FIFO head pointer. Local memory offset of the head pointer of the inbound post list FIFO.
1–0	—	Reserved, should be cleared.

MFAs posted by PCI hosts are picked up by the local processor via the inbound post_FIFO tail pointer register, described in [Figure 9-68](#) and [Table 9-53](#). The local processor is responsible for updating this register.




Figure 9-68. Inbound Post_FIFO Tail Pointer Register (IPTPR)

Table 9-53. IPTPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	IPTP	Inbound post_FIFO tail pointer. Local memory offset of the tail pointer of the inbound post list FIFO.
1–0	—	Reserved, should be cleared.

9.12.3.3 Outbound FIFOs

The outbound queues are used to send messages from the local processor to a remote host processor. I₂O defines two outbound FIFOs—an outbound post FIFO and an outbound free FIFO.

The following registers should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.

9.12.3.3.1 Outbound Free_FIFO Head Pointer Register (OFHPR) and Outbound Free_FIFO Tail Pointer Register (OFTPR)

The outbound free list FIFO holds the MFAs of the empty outbound message locations in local memory. When the local processor is ready to send an outbound message, it first fetches an empty MFA by reading the OFTPR. It then writes the message into the MFA. The OFTPR is managed by the local processor.

When an external PCI master has completed use of a message that was posted in the outbound post FIFO and wants to return the MFA to the free list, it writes to OFQPR (refer to [Section 9.12.3.4.2, “Outbound FIFO Queue Port Register \(OFQPR\)”](#)). The PCI bridge’s I₂O unit then writes the MFA to the OFHPR. This, in turn, causes the outbound free head pointer to be advanced.

Free MFAs are returned by the PCI masters to the outbound free list FIFO that is pointed to by the outbound free_FIFO head pointer register, described in [Figure 9-69](#) and [Table 9-54](#). The PCI write references the outbound queue port. The I₂O hardware automatically advances the address, (i.e. OFHPR) after every write.




Figure 9-69. Outbound Free_FIFO Head Pointer Register (OFHPR)

Table 9-54. OFHPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR.
19–2	OFHP	Outbound free_FIFO head pointer. Local memory offset of the head pointer of the outbound free list FIFO.
1–0	—	Reserved, should be cleared.

Free MFAs are picked up by the local processor pointed to by the outbound free_FIFO tail pointer register, described in Figure 9-70 and Table 9-55. This register is updated by the local processor.

	31	20	19	16
Field	QBA		OFTP	
Reset	0000_0000_0000_0000			
R/W	R		R/W	
Addr	0x104CA			
	15	2	1	0
Field	OFTP			—
Reset	0000_0000_0000_0000			
R/W	R/W			R
Addr	0x104C8			

Figure 9-70. Outbound Free_FIFO Tail Pointer Register (OFTPR)

Table 9-55. OFTPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	OFTP	Outbound free_FIFO tail pointer. Local memory offset of the tail pointer of the outbound free list FIFO.
1–0	—	Reserved, should be cleared.

9.12.3.3.2 Outbound Post_FIFO Head Pointer Register (OPHPR) and Outbound Post_FIFO Tail Pointer Register (OPTPR)

The outbound post FIFO holds MFAs which are posted from the local processor to external processors. The local processor places messages in the outbound post FIFO by writing to the MFA to OPHPR + QBAR. The local processor must then advance the OPHPR.

The PCI bridge's PCI interrupt is generated (\overline{INTA}) when the FIFO is not empty (head and tail pointers are not equal). The outbound post queue interrupt bit is set in the outbound interrupt status register. The status bit is cleared when the head and tail pointers are equal. The interrupt can be masked using the outbound interrupt mask register.

An external PCI master reads the outbound queue port register. This causes the PCI bridge’s I₂O unit to read the MFA from local memory pointed to by the OPTPR+QBAR. The unit then advances the OPTPR. When the FIFO is empty (head and tail pointers are equal), the unit returns 0xFFFF_FFFF.

The local processor posts MFAs to the outbound post list FIFO that is pointed to by the outbound post_FIFO head pointer register, described in Figure 9-71 and Table 9-56. The local processor is responsible for updating this register.




Figure 9-71. Outbound Post_FIFO Head Pointer Register (OPHPR)

Table 9-56. OPHPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	OPHP	Outbound post_FIFO head pointer. Local memory offset of the head pointer of the outbound post list FIFO.
1–0	—	Reserved, should be cleared.

Posted MFAs are picked up by PCI hosts that are pointed to by the outbound post_FIFO tail pointer register, described in Figure 9-72 and Table 9-57. The PCI read is performed at the outbound queue port. Hardware automatically advances this register after every read.




Figure 9-72. Outbound Post_FIFO Tail Pointer Register (OPTPR)

Table 9-57. OPTPR Field Descriptions

Bits	Name	Description
31–20	QBA	Queue base address. When read returns the contents of QBAR bits 31-20.
19–2	OPTP	Outbound post_FIFO tail pointer. Local memory offset of the tail pointer of the outbound post list FIFO.
1–0	—	Reserved, should be cleared.

9.12.3.4 I₂O Registers

9.12.3.4.1 Inbound FIFO Queue Port Register (IFQPR)

IFQPR is used by PCI masters to access inbound messages in local memory. Local processor does not have access to this port. IFQPR should be accessed only from the PCI bus. IFQPR is described in [Figure 9-73](#) and [Table 9-58](#).




Figure 9-73. Inbound FIFO Queue Port Register (IFQPR)

Table 9-58. IFQPR Field Descriptions

Bits	Name	Description
31–0	IFQP	Inbound FIFO queue port. Reading this register will return the MFA from inbound free list FIFO. Writing to this register will post the MFA to the inbound post list FIFO.

9.12.3.4.2 Outbound FIFO Queue Port Register (OFQPR)

OFQPR is used by PCI masters to access outbound messages in local memory. Local processor does not have access to this port. OFQPR should be accessed only from the PCI bus. OFQPR is described in [Figure 9-74](#) and [Table 9-59](#).




Figure 9-74. Outbound FIFO Queue Port Register (OFQPR)

Table 9-59. OFQPR Field Descriptions

Bits	Name	Description
31–0	OFQP	Outbound FIFO queue port. Reading this register will return the MFA from outbound post list FIFO. Writing this register will post the MFA to the outbound free list FIFO.

9.12.3.4.3 Outbound Message Interrupt Status Register (OMISR)

OMISR contains the interrupt status of the I₂O, door bell, and outbound message registers. A PCI device acknowledges the outbound message interrupt by writing a 1 to the appropriate status bit: OMISR[OM1I] or OMISR[OM0I]. This clears both the interrupt and the corresponding status bit. The local processor provokes an outbound message interrupt by writing to either of the two outbound message registers: OMR0 or OMR1. OMISR should be accessed only from the PCI bus IFQPR should be accessed only from the PCI bus.

Field	—							31	16									
Reset	0000_0000_0000_0000																	
R/W	Refer to Table 9-60 .																	
Addr	0x10432																	
Field	—				OPQI	—	ODI	—	OM1I	OM0I	15	6	5	4	3	2	1	0
Reset	0000_0000_0000_0000																	
R/W	Refer to Table 9-60 .																	
Addr	0x10430																	

Figure 9-75. Outbound Message Interrupt Status Register (OMISR)

[Table 9-60](#) describes OMISR fields.

Table 9-60. OMISR Field Descriptions

Bits	Name	R/W	Description
31–6	—	R	Reserved, should be cleared.
5	OPQI	R	Outbound post queue interrupt. When set indicates that a message or messages are posted in the outbound queue. To clear the interrupt, software has to read all MFAs in the outbound post FIFO. This bit is set regardless of the state of the OPQIM mask bit. ¹
4	—	R	Reserved, should be cleared.
3	ODI	R	Outbound doorbell interrupt. When set indicates that there is an outbound doorbell interrupt.
2	—	R	Reserved, should be cleared.
1	OM1I	Read/ Write 1 to clear	Outbound message 1 interrupt. When set indicates that there is an Outbound message 1 interrupt.
0	OM0I	Read/ Write 1 to clear	Outbound message 0 interrupt. When set indicates that there is an Outbound message 0 interrupt

¹ Note that when conditions for the Outbound Post Queue Interrupt assertion are valid, and OMIMR[OPQIM] is set, OMISR[OPQI] is cleared. The application should always clear OMIMR[OPQIM] before referring to the content of OMISR[OPQI].

9.12.3.4.4 Outbound Message Interrupt Mask Register (OMIMR)

OMIMR contains the interrupt mask of the I₂O, door bell, and message register events generated by the local processor. OMIMR should be accessed only from the PCI bus.




Figure 9-76. Outbound Message Interrupt Mask Register (OMIMR)

[Table 9-61](#) describes OMIMR fields.

Table 9-61. OMIMR Field Descriptions

Bits	Name	R/W	Description
31–6	—	R	Reserved, should be cleared.
5	OPQIM	RW	Outbound post queue interrupt mask 0 Outbound post queue interrupt is allowed. 1 Outbound post queue interrupt is masked.
4	—	R	Reserved, should be cleared.
3	ODIM	RW	Outbound doorbell interrupt mask 0 Outbound doorbell interrupt is allowed. 1 Outbound doorbell interrupt is masked.
2	—	R	Reserved, should be cleared.
1	OM1IM	RW	Outbound message 1 interrupt mask 0 Outbound message 1 interrupt is allowed. 1 Outbound message 1 interrupt is masked.
0	OM0IM	RW	Outbound message 0 interrupt mask 0 Outbound message 0 interrupt is allowed. 1 Outbound message 0 interrupt is masked.

9.12.3.4.5 Inbound Message Interrupt Status Register (IMISR)

This register contains the interrupt status of the I₂O, door bell, and message register events. Writing a 1 to the corresponding set bit will clear the bit. The events are generated by the PCI masters. IMISR should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.

Field	—															
Reset	0000_0000_0000_0000															
R/W	Refer to Table 9-62 .															
Addr	0x10482															

Field	—									OFOI	IPOI	—	IPQI	MCI	IDI	—	IM1I	IM0I
Reset	0000_0000_0000_0000																	
R/W	Refer to Table 9-62 .																	
Addr	0x10480																	

Figure 9-77. Inbound Message Interrupt Status Register (IMISR)

[Table 9-62](#) describes IMISR fields.

Table 9-62. IMISR Field Descriptions

Bits	Name	Access	Description
31–9	—	R	Reserved, should be cleared.
8	OFOI	R/Write 1 to clear	Outbound Free Overflow Interrupt. When set indicates that the Outbound Free_FIFO Head pointer is equal to the Outbound Free_FIFO Tail pointer and the queue is full. A machine check interrupt is generated.
7	IPOI	R/Write 1 to clear	Inbound Post Overflow Interrupt. When set indicates that the Inbound Post_FIFO Head pointer is equal to the Inbound Post_FIFO Tail pointer and the queue is full. A machine check interrupt is generated.
6	—	R	Reserved, should be cleared.
5	IPQI	R/Write 1 to clear	Inbound Post Queue Interrupt. When set indicates that the PCI master has posted an MFA to the Inbound Post queue.
4	MCI	R	Machine check interrupt. When set indicates that a machine check interrupt condition has been generated by setting the Inbound doorbell register's bit 31. The interrupt is cleared by resetting the Inbound doorbell register's bit 31.
3	IDI	R	Inbound doorbell interrupt. When set indicates that there is an Inbound Doorbell interrupt.
2	—	R	Reserved, should be cleared.
1	IM1I	R/Write 1 to clear	Inbound message 1 interrupt. When set indicates that there is an Inbound message 1 interrupt.
0	IM0I	R/Write 1 to clear	Inbound message 0 interrupt. When set indicates that there is an Inbound message 0 interrupt.

9.12.3.4.6 Inbound Message Interrupt Mask Register (IMIMR)

This register contains the interrupt mask of the I₂O, door bell, and message register events generated by the PCI master. IMIMR should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.




Figure 9-78. Inbound Message Interrupt Mask Register (IMIMR)

Table 9-63 describes IMIMR fields.

Table 9-63. IMIMR Field Descriptions

Bits	Name	Description
31–9	—	Reserved, should be cleared.
8	OFOIM	Outbound free overflow interrupt mask 0 Outbound free overflow interrupt is allowed. 1 Outbound free overflow interrupt is masked.
7	IPOIM	Inbound post overflow interrupt mask 0 Inbound post overflow interrupt is allowed. 1 Inbound post overflow interrupt is masked.
6	—	Reserved, should be cleared.
5	IPQIM	Inbound post queue interrupt mask 0 Inbound post queue interrupt is allowed. 1 Inbound post queue interrupt is masked.
4	MCIM	Machine check interrupt mask 0 Machine check interrupt from the inbound doorbell register is allowed. 1 Machine check interrupt is masked.
3	IDIM	Inbound doorbell interrupt mask 0 Inbound doorbell interrupt is allowed. 1 Inbound doorbell interrupt is masked.
2	—	Reserved, should be cleared.

Table 9-63. IMIMR Field Descriptions (continued)

Bits	Name	Description
1	IM1IM	Inbound message 1 interrupt mask 0 Inbound doorbell interrupt is allowed. 1 Inbound doorbell interrupt is masked.
0	IM0IM	Inbound message 0 interrupt mask 0 Inbound message 0 interrupt is allowed. 1 Inbound message 0 interrupt is masked.

9.12.3.4.7 Messaging Unit Control Register (MUCR)

This register allows software to enable and setup the size of the inbound and outbound FIFOs. MUCR should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.

Field	—			
Reset	0000_0000_0000_0002			
R/W	R/W			
Addr	0x104E6			
Field	15	6	5	1 0
Field	—		CQS	CQE
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x104E4			

Figure 9-79. Messaging Unit Control Register (MUCR)

Table 9-64 describes MUCR fields.

Table 9-64. MUCR Field Descriptions

Bits	Name	Access	Description
31–6	—	R	Reserved, should be cleared.

Table 9-64. MUCR Field Descriptions

Bits	Name	Access	Description
5-1	CQS	RW	Circular queue size. CQS refers to each individual queue, not the total size of all four queues together. 00001 4K entries (16 Kbytes) 00010 8K entries (32 Kbytes) 00100 16K entries (64 Kbytes) 01000 32K entries (128 Kbytes) 10000 64K entries (256 Kbytes) All others reserved.
0	CQE	RW	Circular queue enable. When set will allow PCI masters to access the inbound and outbound queue ports. Writes are ignored and reads will return 0xFFFF_FFFF when this bit is cleared. Normally, this bit is set only if software has initialized all pointers and configuration registers.

9.12.3.4.8 Queue Base Address Register (QBAR)

This register specifies the beginning of the circular queue structure in local memory. The following QBAR should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from the PCI bus have undefined results.




Figure 9-80. Queue Base Address Register (QBAR)

Table 9-65 describes QBAR fields.

Table 9-65. QBAR Field Descriptions

Bits	Name	Access	Description
31-20	QBA	RW	Queue base address. Base address of circular queue in local memory. It must be aligned to a 1Mbyte boundary.
19-0	—	R	Reserved, should be cleared.

9.13 DMA Controller

The PCI bridge's DMA controller transfers blocks of data independent of the local core or PCI hosts. Data movement occurs on the PCI and/or 60x bus. The PCI Bridge's DMA module has four high-speed DMA channels with an aggregate bandwidth conservatively estimated at 210 Mbytes per second, for 60x to PCI transfer. The channels share 144 bytes of DMA-dedicated buffer space to facilitate the gathering and sending of data. Both the local core and PCI masters can initiate a DMA transfer.

Features of the DMA controller include the following:

- 4 channels
- Concurrent execution across multiple channels with programmable bandwidth control
- All channels are accessible by local core and remote PCI masters.
- Unaligned transfer capability
- Data chaining and direct mode
- Interrupt on completed segment, chain, and error
- Supports all transfer combinations between 60x memory and PCI memory: 60x-to-60x, PCI-to-PCI, 60x-to-PCI, and PCI-to-60x.

Figure 9-81 shows a block diagram of the DMA controller.




Figure 9-81. DMA Controller Block Diagram

9.13.1 DMA Operation

The DMA controller operates in two modes—chaining and direct. In direct mode, the software is responsible for initializing the source, destination and byte count registers. In chaining mode, the software first must build a chain of descriptor segments in external memory, residing either on the 60x or PCI bus, and then initialize the current descriptor address register to point to the first descriptor segment in the chain. In both modes, setting the start bit in the DMA mode register begins the DMA transfer.

The DMA controller supports unaligned transfers for both the source and destination addresses. It gathers data beginning at the source address and aligns the data accordingly before sending it to the destination

address. The DMA controller assumes that the source and destination addresses are valid PCI or 60x memory addresses.

All 60x memory read operations are cache line reads (32 bytes); the DMA controller selects the appropriate/valid data bytes within the cache line when loading its internal queue. Writing to 60x memory depends on the alignment of the destination address and the size of the transfer. The DMA controller writes a full cache line whenever possible. Misaligned destination addresses result in sub-transfers of less than a cache line on the initial and final beats of the transfer; intermediate beats transfer full cache lines. Configuring a DMA channel for a transfer size of less than 8 bytes in address hold mode (DAHE or SAHE is set; refer to [Section 9.13.1.6.1, “DMA Mode Register \[0–3\] \(DMAMRx\)”](#)) precludes cache line writes.

PCI memory read operations depend on the PRC (PCI read command) field in the mode register, the alignment of the source address and the size of the transfer. The DMA controller attempts to read a full cache line whenever possible. Writing to PCI memory depends on the alignment of the destination address and the size of the transfer.

9.13.1.1 DMA Direct Mode

In direct mode, the DMA controller does not read a chain of descriptors from memory but instead uses the current parameters in the DMA registers to start a DMA transfer. The DMA transfer finishes after all the bytes specified in the byte count register have been transferred or an error condition has occurred. Below are the initialization steps of a DMA transfer in direct mode.

- Poll the CB (channel busy) bit in the status register to make sure the DMA channel is idle (refer to [Section 9.13.1.6.2, “DMA Status Register \[0–3\] \(DMASRx\)”](#)).
- Initialize the source, destination and byte count register (refer to [Section 9.13.1.6.5, “DMA Destination Address Register \[0–3\] \(DMADARx\)”](#), and [Section 9.13.1.6.6, “DMA Byte Count Register \[0–3\] \(DMABCRx\)”](#)).
- Initialize the CTM (channel transfer mode) bit in the mode register (refer to [Section 9.13.1.6.1, “DMA Mode Register \[0–3\] \(DMAMRx\)”](#)) to indicate direct mode. Other control parameters in the mode register can also be initialized here if necessary.
- First clear then set the CS (channel start) bit in the mode register to start the DMA transfer.

9.13.1.2 DMA Chaining Mode

In chaining mode, the DMA controller loads descriptors from memory prior to a DMA transfer. The DMA controller begins the transfer according to the descriptor information loaded for each segment. Once the current segment is finished, the DMA controller reads the next descriptor from memory and begins another DMA transfer. The process is finished if the current descriptor is the last one in the chain or an error condition has occurred. Below are the initialization steps of a DMA transfer in chaining mode.

- Build a chain of descriptor segments in memory. Refer to the [Section 9.13.2, “DMA Segment Descriptors,”](#) for more information.
- Poll the CB (channel busy) bit in the status register to make sure the DMA channel is idle.
- Initialize the current descriptor address register to point to the first descriptor in the chain.
- Initialize the CTM (channel transfer mode) bit in the mode register to indicate chaining mode. Other control parameters in the mode register can also be initialized here if necessary.

- First clear then set the CS (channel start) bit in the mode register to start the DMA transfer.

9.13.1.3 DMA Coherency

The four DMA channels are allocated 4 cache lines (128 bytes) of buffer space in the I/O sequencer module in addition to 16 bytes of local buffer space. Because no address snooping occurs in these internal queues, data posted in these queues is not visible to the rest of the system while a DMA transfer is in progress. It is the responsibility of application software to ensure the coherency of the region being transferred during the DMA process.

Snooping of the core data cache is selectable during DMA transactions. A snoop bit is provided in the current descriptor address register and the next descriptor address register which allows software to control when the cache is snooped. These bits are described in [Section 9.13.1.6.3, “DMA Current Descriptor Address Register \[0–3\] \(DMACDARx\),”](#) and [Section 9.13.1.6.7, “DMA Next Descriptor Address Register \[0–3\] \(DMANDARx\),”](#) respectively.

9.13.1.4 Halt and Error Conditions

DMA transfers are halted either by clearing the CS (channel start) bit in the mode register or when encountering an error condition. In both cases the application software can one of the following:

- Continue the DMA transfer
- Reconfigure the DMA for a new transfer
- Leave the channel in the halted state

When a DMA channel is halted, its programming model is completely accessible. If the DMA is halted due to an error condition, the TE (transfer error) bit in the status register must be cleared before the transfer can be resumed or a new transfer initiated. Note that the TE bit is not cleared automatically by hardware.

NOTE: DMA Operation After Bus Error

After any bus error which occurs in the PowerQUICC II (either 60x or PCI, not necessarily due to DMA operation), the user must reset the system to avoid DMA malfunction.

9.13.1.5 DMA Transfer Types

The DMA controller supports all transfers between 60x memory and PCI memory: 60x-to-60x, PCI-to-PCI, 60x-to-PCI, and PCI-to-60x. All data is temporarily stored in a 144-byte queue prior to transmission. There are four types of DMA transfers:

- PCI-memory-to-PCI-memory transfers—The DMA controller begins by reading data from PCI memory space and storing it in the DMA queue. Once sufficient data is stored in the queue, the DMA controller begins writing data from the queue to PCI memory space beginning at the destination address. The process is repeated until there is no more data to transfer or an error condition has occurred on the PCI bus.
- PCI-memory-to-60x-memory transfers—The DMA controller initiates reads on the PCI bus and stores the data in the DMA queue. Once sufficient data is stored in the queue, a 60x memory write is initiated. The DMA controller stops the transfer either for an error condition on the PCI bus or

60x bus, or when no data is left to transfer. Reading from PCI memory and writing to 60x memory can occur concurrently.

- 60x-memory-to-PCI-memory transfers—The DMA controller initially fetches data from 60x memory into the DMA queue. As soon as the first data arrives into the queue, the DMA engine initiates write transactions to PCI memory. The DMA controller stops the transfer either when there is an error on the PCI bus or 60x bus, or there is no more data left to transfer. Reading from 60x memory and writing to PCI memory can occur concurrently.
- 60x-memory-to-60x-memory transfers—The DMA controller begins reading data from 60x memory and storing it in the DMA queue. Once sufficient data is stored in the queue, the DMA controller begins writing data to 60x memory space beginning at the destination address. The process is repeated until there is no more data to transfer or an error condition has occurred while accessing memory.

9.13.1.6 DMA Registers

Each DMA channel has a set of seven 32-bit registers (mode, status, current descriptor address, next descriptor address, source address, destination address, and byte count) to support transactions. This section describes the format of the DMA support registers.

9.13.1.6.1 DMA Mode Register [0–3] (DMAMR_x)

The mode register allows software to start the DMA transfer and to control various DMA transfer characteristics.




Figure 9-82. DMA Mode Register [0–3] (DMAMR_x)

Table 9-66 describes DMAMR_x fields.

Table 9-66. DMAMRx Field Descriptions

Bits	Name	Description
31–24	—	Reserved, should be cleared.
23–21	BWC	Bandwidth control. This field only applies when multiple channels are executing transfers concurrently. The field determines how many cache lines a given Channel is allowed to transfer after it is granted access to the IOS interface and before it releases the interface to the next channel. This allows the user to prioritize DMA Channels. 000 1 cache line 001 2 cache lines 010 4 cache lines 011 8 cache lines 100 16 cache lines
20	DM_SEN	Direct mode snoop enable. When set allows snooping during direct mode DMA transactions.
19	IRQS	Interrupt steer. When set routes all DMA interrupts to PCI bus through \overline{INTA} . When clear routes all DMA interrupts to local core.
18	—	Reserved, should be cleared.
17–16	DAHTS	Destination address hold transfer size. Indicates the transfer size used for each transaction when DAHE is enabled. The Byte Count Register must be in multiples of the size, and the Destination Address Register must be aligned based on the size. 00 1 byte 01 2 bytes 10 4 bytes 11 8 bytes
15–14	SAHTS	Source address hold transfer size. Indicates the transfer size used for each transaction when SAHE is enabled. The Byte Count Register must be in multiples of the size, and the Source Address Register must be aligned based on the size. 00 1 byte 01 2 bytes 10 4 bytes 11 -8 bytes
13	DAHE	Destination address hold enable. When set will allow the DMA controller to hold the destination address constant for every transfer. The size used for transfer is indicated by DAHTS. Note that hardware supports only aligned transfers for this feature.
12	SAHE	Source address hold enable. When set will allow the DMA controller to hold the source address constant for every transfer. The size used for the transfer is indicated by SAHTS. Note that hardware supports only aligned transfers for this feature.
11–10	PRC	PCI read command. Indicates the types of PCI read command to use. 00 PCI read 01 PCI read line 10 PCI read multiple 11 Reserved
9–8	—	Reserved, should be cleared.

Table 9-66. DMAMRx Field Descriptions (continued)

Bits	Name	Description
7	EOTIE	End-of-transfer interrupt enable. When set will generate an interrupt at the completion of a DMA transfer. No EOT interrupt is generated if this bit is cleared. End of transfer is defined as the end of a direct mode transfer or in chaining mode, as the end of the transfer of the last segment of a chain.
6–4	—	Reserved, should be cleared.
3	TEM	Transfer error mask. This bit determines the DMA response in the event of a transfer error. If this bit is set, the DMA will complete the transfer regardless of whether a transfer error occurs (the TE bit is not set). If this bit is clear, the DMA will halt when a transfer error occurs (TE bit is set).
2	CTM	Channel transfer mode 0 Chaining mode. See Section 9.13.1.2, “DMA Chaining Mode.” 1 Direct mode. See Section 9.13.1.1, “DMA Direct Mode.”
1	CC	Channel continue. When this bit is set, the DMA transfer will restart the transferring process starting at the Current Descriptor Address. This bit applies only to chaining mode and is cleared by hardware after every descriptor read.
0	CS	Channel start. A 0-to-1 transition occurring on this bit when the channel is not busy (SR[CB] bit is 0) will start the DMA process. If the channel is busy and a 0 to 1 transition occurs, then DMA channel will restart from a previous halt condition. A 1-to-0 transition when the channel is busy (CB bit is 1) will halt the DMA process. Nothing happens if the channel is not busy and a 1 to 0 transition occurs.

9.13.1.6.2 DMA Status Register [0–3] (DMASRx)

The status register reports various DMA conditions during and after the DMA transfer. Writing a 1 to a specific set bit clears the bit.

	31							16
Field	—							
Reset	0000_0000_0000_0000							
R/W	R/W							
Addr	0x10506(DMASR0); 0x10586 (DMASR1); 0x10606 (DMASR2); 0x10686 (DMASR3)							
	15	8	7	6	3	2	1	0
Field	—		TE	—		CB	EOSI	EOCDI
Reset	0000_0000_0000_0000							
R/W	R/W							
Addr	0x10504 (DMASR0); 0x10584(DMASR1); 0x10604 (DMASR2); 0x10684 (DMASR3)							

Figure 9-83. DMA Status Register [0–3] (DMASRx)

[Table 9-67](#) describes DMASRx fields.

Table 9-67. DMASRx Field Descriptions

Bits	Name	Access	Description
31–8	—	RW	Reserved, should be cleared.
7	TE	Read/ Write 1 to clear	Transfer error. This bit is set when there is an error condition during the DMA transfer and the TEM bit is cleared.
6–3	—	R	Reserved, should be cleared.
2	CB	Read Only	Channel busy. When set indicates that a DMA transfer is currently in progress. This bit will be cleared as a result of any of the three following conditions: (1) an error, (2) a halt, or (3) completion of the DMA transfer.
1	EOSI	Read/ Write 1 to clear	End-of-segment interrupt. After transferring a segment of data, if the EOSIE bit in the current descriptor address register is set, then this bit will be set and an interrupt is generated. Otherwise, no interrupt is generated.
0	EOCDI	Read/ Write 1 to clear	End-of-chain/direct Interrupt. When the last DMA transfer is finished, either in chaining or direct mode, if DMAMR[EOTIE] is set, this bit will be set and an interrupt is generated. Otherwise, no interrupt is generated.

9.13.1.6.3 DMA Current Descriptor Address Register [0–3] (DMACDAR_x)

The current descriptor address register contains the address of the current segment descriptor being transferred. In chaining mode, software must initialize this register to point to the first descriptor in the chain. After processing the first descriptor, the DMA controller moves the contents of the next descriptor address register into DMACDAR, loads the next descriptor into DMANDAR, and executes the current transfer. This process continues until encountering a descriptor whose EOTD (end-of-transfer descriptor) bit is set, which will be the last descriptor to be executed.

	31					16
Field	CDA					
Reset	0000_0000_0000_0000					
R/W	R/W					
Addr	0x1050A(DMACDR0); 0x1058A (DMACDR1); 0x1060A (DMACDR2); 0x1068A (DMACDR3)					
	15	5	4	3	2	0
Field	CDA			SNEN	EOSIE	—
Reset	0000_0000_0000_0000					
R/W	R/W					
Addr	0x10508 (DMACDR0); 0x10588 (DMACDR1); 0x10608 (DMACDR2); 0x10688 (DMACDR3)					

Figure 9-84. DMA Current Descriptor Address Register [0–3] (DMACDAR_x)

Table 9-68 describes DMACDAR_x fields.

Table 9-68. DMACDARx Field Descriptions

Bits	Name	Description
31–5	CDA	Current descriptor address. Contains the current descriptor address of the segment descriptor in memory. It must be aligned on an 8-word boundary.
4	SNEN	Snoop enable. When set will allow snooping on DMA transactions.
3	EOSIE	End-of-segment interrupt enable. When set will generate an interrupt if the current DMA transfer for the current descriptor is finished.
2–0	—	Reserved, should be cleared.

9.13.1.6.4 DMA Source Address Register [0–3] (DMASARx)

The source address register, shown in [Figure 9-85](#), indicates the address where the DMA controller will be reading data from. This address can be in either PCI memory or 60x memory. The software has to ensure that this is a valid memory address.

The choice between PCI or 60x is done according to the following rule: If the address hits one of the PCI outbound windows, then the source data is read from the PCI memory. Otherwise, it is read from the 60x memory. Refer to [Figure 9-13](#).

	31		16
Field	SA		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10512(DMASAR0); 0x10592 (DMASAR1); 0x10612 (DMASAR2); 0x10692 (DMASAR3)		
	15		0
Field	SA		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10510 (DMASAR0); 0x10590 (DMASAR1); 0x10610 (DMASAR2); 0x10690 (DMASAR3)		

Figure 9-85. DMA Source Address Register [0–3] (DMASARx)

[Table 9-69](#) describes DMASARx fields.

Table 9-69. DMASARx Field Descriptions

Bit	Name	Description
31–0	SA	Source address of DMA transfer. The content is updated after every DMA read operation.

9.13.1.6.5 DMA Destination Address Register [0–3] (DMADARx)

The destination address register, shown in [Figure 9-86](#), indicates the address where the DMA controller will be writing data to. This address can be in either PCI memory or 60x memory. The software has to ensure that this is a valid memory address.

The choice between PCI or 60x is done according to the following rule: If the address hits one of the PCI outbound windows, then the destination data is written to the PCI memory. Otherwise, it is written to the 60x memory. Refer to [Figure 9-13](#).

	31		16
Field	DA		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x1051A (DMAADAR0); 0x1059A (DMAADAR1); 0x1061A (DMAADAR2); 0x1069A (DMAADAR3)		
	15		0
Field	DA		
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x10518 (DMAADAR0); 0x10598 (DMAADAR1); 0x10618 (DMAADAR2); 0x10698 (DMAADAR3)		

Figure 9-86. DMA Destination Address Register [0–3] (DMADAR_x)

[Table 9-70](#) describes DMADAR_x fields.

Table 9-70. DMADAR_x Field Descriptions

Bit	Name	Description
31–0	DA	Destination address. The content is updated after every DMA write operation.

9.13.1.6.6 DMA Byte Count Register [0–3] (DMABCR_x)

This register contains the number of bytes per transfer (maximum transfer size is 64 Mbytes).

	31	26	25	16
Field	—		BC	
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x10522 (DMABCR0); 0x105A2 (DMABCR1); 0x10622 (DMABCR2); 0x106A2 (DMABCR3)			
	15			0
Field	BC			
Reset	0000_0000_0000_0000			
R/W	R/W			
Addr	0x10520 (DMABCR0); 0x105A0 (DMABCR1); 0x10620 (DMABCR2); 0x106A0 (DMABCR3)			

Figure 9-87. DMA Byte Count Register [0–3] (DMABCR_x)

[Table 9-71](#) describes DMABCR_x fields.

Table 9-71. DMABCRx Field Descriptions

Bit	Name	Description
31–26	—	Reserved, should be cleared.
25–0	BC	Byte count. Contains the number of bytes to transfer. The value in this register is decremented after each DMA read operation.

9.13.1.6.7 DMA Next Descriptor Address Register [0–3] (DMANDARx)

The next descriptor address register (NDAR) contains the address for the next segment descriptor in the chain. In chaining mode, this register is loaded from the “next descriptor” field of the descriptor that the current descriptor register is pointing to. Refer to [Figure 9-89](#).




Figure 9-88. DMA Next Descriptor Address Register [0–3] (DMANDARx)

[Table 9-72](#) describes DMANDARx fields.

Table 9-72. DMANDARx Field Descriptions

Bit	Name	Description
31–5	NDA	Next descriptor address. Contains the next descriptor address of the segment descriptor in memory. It must be aligned on an 8-word (32-byte) boundary.
4	NDSNEN	Next descriptor snoop enable. When set will allow snooping on DMA transactions.
3	NDEOSIE	Next descriptor end-of-segment interrupt enable. When set will generate an interrupt at the end of this DMA transfer.
2–1	—	Reserved, should be cleared.
0	EOTD	End-of-transfer descriptor. When set indicates that this descriptor is the last one to be executed.

9.13.2 DMA Segment Descriptors

DMA segment descriptors contain the source and destination addresses of the data segment, the segment byte count, and a link to the next descriptor. Segment descriptors are built on cache-line (32-byte) boundaries in either 60x or PCI memory and are linked together into chains using the next-descriptor-address field.

Table 9-73. DMA Segment Descriptor Fields

Descriptor Field	Description
Source address	Contains the source address of the DMA transfer. After the DMA controller reads the descriptor from memory, this field will be loaded into the source address register. For the bit definition, refer to Section 9.13.1.6.4, “DMA Source Address Register [0–3] (DMASARx)” .
Destination address	Contains the destination address of the DMA transfer. After the DMA controller reads the descriptor from memory, this field will be loaded into the destination address register. For the bit definition, refer to Section 9.13.1.6.5, “DMA Destination Address Register [0–3] (DMADARx)” .
Next descriptor address	Points to the next descriptor in memory. After the DMA controller reads the descriptor from memory, this field will be loaded into the next descriptor address register. For the bit definition, refer to Section 9.13.1.6.7, “DMA Next Descriptor Address Register [0–3] (DMANDARx)” .
Byte count	Contains the number of bytes to transfer. After the DMA controller reads the descriptor from memory, this field will be loaded into the byte count register. For the bit definition, refer to Section 9.13.1.6.6, “DMA Byte Count Register [0–3] (DMABCRx)” .

Application software initializes the current descriptor address register (DMACDAR_x) to point to the first descriptor in the chain. For each descriptor in the chain, the DMA controller starts a new DMA transfer with the control parameters specified by the descriptor. The DMA controller traverses the descriptor chain until reaching the last descriptor (with its EOTD bit set).




Figure 9-89. DMA Chain of Segment Descriptors

9.13.2.1 Descriptor in Big Endian Mode

In big endian mode, the descriptor in 60x memory should be programmed such that data appears in ascending significant-byte order. If segment descriptors are written to memory located in the 60x bus, they should be treated like they are translated from big endian to little endian mode.

Example: Big Endian mode descriptor’s data structure. Note that the descriptor structure must be aligned on an 8-word boundary.

```

struct {
    double a;          /* 0x1122334455667788 double word */
    double b;          /* 0x55667788aabbccdd double word */
    double c;          /* 0x8765432101234567 double word */
    double d;          /* 0x0123456789abcdef double word */
} Descriptor;
Results: Source Address = 0x44332211 <MSB..LSB>
        Destination Address = 0x88776655 <MSB..LSB>
        Next Descriptor Address = 0x21436587 <MSB..LSB>
    
```

```
Byte Count = 0x67452301 <MSB..LSB>
```

9.13.2.2 Descriptor in Little Endian Mode

In little endian mode, the descriptor in PCI memory should be programmed such that data appears in descending significant byte order. If segment descriptors are written to memory located in the PCI bus, they are obeying the rules for little endian mode.

Example: Little Endian mode descriptor's data structure. Note that the descriptor structure must be aligned on an 8-word boundary.

```
struct {
    double a;          /* 0x8877665544332211 double word */
    double b;          /* 0x1122334488776655 double word */
    double c;          /* 0x7654321012345678 double word */
    double d;          /* 0x0123456776543210 double word */
} Descriptor;
Results: Source Address = 0x44332211 <MSB..LSB>
        Destination Address = 0x88776655 <MSB..LSB>
        Next Descriptor Address = 0x12345678 <MSB..LSB>
        Byte Count = 0x76543210 <MSB..LSB>
```

9.14 Error Handling

The PCI bridge provides error detection and reporting. This section describes how the PCI bridge handles different error (or interrupt) conditions.

Errors detected by the PCI bridge are reported by asserting internal error signals for each detected error. The system error ($\overline{\text{SERR}}$) and parity error ($\overline{\text{PERR}}$) signals are used to report errors on the PCI bus.

The PCI command and status registers and the error handling registers enable or disable the reporting and detection of specific errors. There are six registers which define capture and control functionality under error conditions. Refer to section 9.11.1.9 through section 9.11.1.14.

The PCI bridge detects illegal transfer sizes to its configuration registers, PCI master-abort cycles, PCI received target-abort errors, PCI parity errors, and overflow/underflow errors in the message unit. The PCI bridge latches the address and type of transaction that caused the error in the error registers to assist diagnostic and error handling software.

9.14.1 Interrupt and Error Signals

Although [Section 9.11, “Configuration Registers,”](#) contains the definitions for the interrupt and error signals, this section describes the interactions between system components when an interrupt or error signal is asserted.

9.14.1.1 PCI Bus Error Signals

The PCI bridge uses two error signals to interact with the PCI bus, $\overline{\text{SERR}}$ and $\overline{\text{PERR}}$.

9.14.1.1.1 System Error ($\overline{\text{SERR}}$)

The $\overline{\text{SERR}}$ signal is used to report PCI address parity errors. It is driven for a single PCI clock cycle by the agent that is reporting the error. The agent responsible for driving AD[31–0] on a given PCI bus phase is responsible for driving even parity one PCI clock later on the PAR signal. (That is, the number of 1's on AD[31–0], PCI_C/ $\overline{\text{BE}}$ [3–0], and PAR equals an even number.) The target agent is not allowed to terminate with retry or disconnect if $\overline{\text{SERR}}$ is activated due to an address parity error.

Bits 8 and 6 of the PCI command register controls whether the PCI bridge asserts $\overline{\text{SERR}}$ upon detecting one of the error conditions.

9.14.1.1.2 Parity Error ($\overline{\text{PERR}}$)

The $\overline{\text{PERR}}$ signal is used to report PCI data parity errors during all PCI transactions, except for a PCI special-cycle command. The agent responsible for driving AD[31–0] on a given PCI bus phase is responsible for driving even parity one PCI clock later on the PAR signal. That is, the number of 1's on AD[31–0], PCI_C/ $\overline{\text{BE}}$ [3–0], and PAR equals an even number.

The $\overline{\text{PERR}}$ signal must be asserted by the agent receiving data two PCI clocks following the data phase for which a data parity error was detected. Only the master may report a read data parity error and only the selected target may report a write data parity error.

Bit 6 of the PCI command register controls whether the PCI bridge ignores $\overline{\text{PERR}}$.

9.14.1.1.3 Error Reporting

The error signals generated by the PCI bridge indicate which specific error has been detected.

The error control and address registers and the data capture registers are used to provide additional information about the detected error. When an error is detected, the associated information is latched inside these registers until all the associated error flags are cleared. Subsequent errors will set the appropriate error flags in the error detection registers, but will not latch additional information.

9.14.1.2 Illegal Register Access Error

An illegal register access error occurs when an access to a configuration register is not specified to be 1 beat. When this occurs, ESR[IRA] is set (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)). If a read transaction causes the illegal access error the PCI bridge returns 0xFF (all 1s) and a write transaction with an illegal register access error will be dropped.

9.14.1.3 PCI Interface

The PCI bridge supports the error detection and reporting mechanism as specified in the *PCI Local Bus Specification, Revision 2.2*. The PCI bridge detects master and target abort errors, address parity errors, received $\overline{\text{SERR}}$, and master and target $\overline{\text{PERR}}$ errors. In these cases, the appropriate bit is set in the ESR, and the address, data and control information about the transaction is loaded in the PCI error address capture register (PCI_EACR), the PCI data capture register (PCI_EDCR) and the PCI error control capture register.

9.14.1.3.1 Address Parity Error

If the PCI bridge is acting as a PCI master and the target detects and reports (by asserting $\overline{\text{SERR}}$) a PCI address parity error, the PCI bridge sets bit 5 of the ESR and sets the detected parity error bit (bit 15) in the PCI status register. This setting of bit 15 is independent of the settings in the PCI command register.

If the PCI bridge is acting as a PCI target and detects a PCI address parity error, the PCI interface of the PCI bridge sets the status bit in the PCI status register (bit 15) and bit 0 of the ESR. If bits 6 and 8 of the PCI command register are set, the PCI bridge reports the address parity error by asserting $\overline{\text{SERR}}$ to the master (two clocks after the address phase) and sets bit 14 of the PCI status register.

9.14.1.3.2 Data Parity Error

If the PCI bridge is acting as a PCI master and a write data parity error is signaled by the target asserting $\overline{\text{PERR}}$, the PCI bridge sets bit 8 of the PCI status register if the parity error response bit (bit 6) in the PCI command Register is set. The PCI bridge sets bit 7 of the error status register (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)), regardless of the configuration of the PCI command register.

If the PCI bridge is acting as a PCI master and a read data parity error occurs, the PCI bridge sets bit 8 of the PCI status register if the parity error response bit (bit 6) in the PCI command register is set. The PCI bridge sets bit 2 of the error status register. If the PCI command register of the PCI bridge is programmed to respond to parity errors (bit 6 of the PCI command register is set) the PCI bridge reports the error to the PCI target by asserting $\overline{\text{PERR}}$ and tries to complete the command if possible. The PCI bridge also sets bit 15 of the PCI status register regardless of the value of the parity error response bit (bit 6) in the PCI command register.

If the PCI bridge is acting as a PCI target when the write data parity error occurs, the PCI bridge sets bit 15 of the PCI status register and bit 1 of the error status register (ESR). The setting of these bits is independent of the settings in the PCI command register. If bit 6 of the PCI command Register is set, the PCI bridge asserts $\overline{\text{PERR}}$. When the data has all been transferred, the PCI bridge completes the operation but ignores the data.

If the PCI bridge is acting as a PCI target when the master asserts $\overline{\text{PERR}}$, the PCI bridge sets bit 6 of ESR (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)), regardless of the configuration of the PCI command register.

9.14.1.3.3 Master-Abort Transaction Termination

If the PCI bridge, acting as a master, initiates a PCI bus transaction (excluding special-cycle transactions) but there is no response from any PCI agent ($\overline{\text{DEVSEL}}$ has not been asserted within five PCI bus clocks from the start of the address phase), the PCI bridge terminates the transaction with a master-abort and sets the master-abort flag (bit 13) in the PCI status register and bit 3 in the ESR.

In the case of no response for a PCI read configuration transaction, the PCI bridge terminates the transaction with a master-abort, but will return data of all ones and will not assert a machine check. This kind of termination enables the host CPU to perform a PCI device scan without having to know in advance if a particular PCI slot is populated or empty. The software still needs to mask the PCI_NO_RSP bit in the error mask register (refer to [Section 9.11.1.10, “Error Mask Register \(EMR\)”](#)). Any other type of transaction that is terminated with a master-abort results in a machine check interrupt.

9.14.1.3.4 Target-Abort Error

If a PCI transaction initiated by the PCI bridge is terminated by target-abort, the PCI bridge sets the received target-abort flag (bit 12) of the PCI status register and bit 4 of the error status register (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)). Note that data transferred in a target-aborted transaction may be corrupt.

9.14.1.3.5 NMI

This signal is captured in bit 11 of the ESR (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)). It indicates that an error has occurred on the 60x bus in a transaction that was originally initiated by the PCI bridge.

9.14.1.4 Embedded Utilities

Embedded utilities errors are errors detected in the I₂O interface. Embedded utilities errors are limited to queue overflows in the I₂O outbound free queue and the inbound post queue.

9.14.1.4.1 Outbound Free Queue Overflow

If the PCI bridge detects an I₂O outbound free queue overflow, it sets bit 8 of the error status register (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)) and freezes all I₂O state information.

9.14.1.4.2 Inbound Post Queue Overflow

If the PCI bridge detects an I₂O inbound post queue overflow, it sets bit 9 of the error status register (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)) and freezes all I₂O state information.

9.14.1.4.3 Inbound DoorBell Machine Check

If an external PCI master writes the inbound doorbell register such that the most significant bit is set, then bit 12 of ESR (refer to [Section 9.11.1.9, “Error Status Register \(ESR\)”](#)) is set and a machine check is asserted to the local processor.

Chapter 10

Clocks and Power Control

The PowerQUICC II's clocking architecture includes two PLLs—the main PLL and the core PLL.

The clock block, which contains the main PLL, provides the following:

- Internal clocks for all blocks in the chip except core blocks
- Internal 60x bus clock in the chip
- PCI clock (MPC8250, MPC8265, and MPC8266 only)

The core input clock has the 60x bus frequency, which the core PLL multiplies by a configurable factor and provides to all core blocks.

During the power-up reset, the configuration of bus, core, PCI, and CPM clock frequencies is determined by seven bits—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected clock configuration.

The CLOCKIN signal is the main timing reference for the PowerQUICC II. The CLOCKIN frequency is equal to the 60x and local bus frequencies. The main PLL can multiply the frequency of the input clock to the final CPM frequency.

10.1 Clock Unit

The PowerQUICC II's clock module consists of the input clock interface (OSCM), the PLL, the system frequency dividers, the clock generator/driver blocks, the configuration control unit, and the clock control block. The clock module and the configuration control unit are managed through the system clock mode register (SCMR), the configuration bits MODCK[1–7], and reset block.

To improve noise immunity, the charge pump and the VCO of the main PLL have their own set of power supply pins (VCCSYN and GNDSYN). All other circuits are powered by the normal supply pins, VDD and VSS.

10.2 Clock Configuration

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while $\overline{\text{HRESET}}$ is asserted. Refer to the relevant hardware specifications document for a complete list of possible clock configurations.

10.3 External Clock Inputs

The input clock source to the PLL is an external clock oscillator at the bus frequency. The PLL skew elimination between the CLOCKIN pin and the internal bus clock is guaranteed.

10.4 Main PLL

The main PLL performs frequency multiplication and skew elimination. It allows the processor to operate at a high internal clock frequency using a low-frequency clock input, which has two immediate benefits: A lower clock input frequency reduces overall electromagnetic interference generated by the system, and oscillating at different frequencies eliminates the need for another oscillator to the system.

10.4.1 PLL Block Diagram

Figure 10-1 shows how clocking is implemented and the interdependencies of the SCMR and SCCR fields:

- BUSDF—60x bus division factor
- CPMDF—CPM division factor. This value is always 1.
- PLLDF—PLL pre-divider factor. Ensures that PLLMF is an integer value regardless of whether CPM_CLK/CLKIN is an integer.
- PLLMF—PLL multiplication factor
- DFBRG—Division factor for the BRGCLK

These fields are described in detail in Section 10.8, “System Clock Control Register (SCCR),” and Section 10.9, “System Clock Mode Register (SCMR).”




Figure 10-1. System PLL Block Diagram

The reference signal (CLKIN) goes to the phase comparator that controls the direction (up or down) that the charge pump drives the voltage across the external filter capacitor (XFC). The direction selected depends on whether the feedback signal phase lags or leads the reference signal. The output of the charge pump drives the VCO whose output frequency is divided and fed back to the phase comparator for comparison with the reference signal, CLKIN. Ranging between 1 and 4,096, the PLL multiplication factor is held in the system clock mode register (SCMR[PLLMF]). Also, when the PLL is operating, its

output frequency is twice the CPM frequency. This double frequency is required to generate the CPM_CLK and CPM_CLK_90 clocks. See the block diagram in Figure 10-1. for details.

On initial system power-up, power-on reset ($\overline{\text{PORESET}}$) should be asserted by external logic for 16 input clocks after a valid level is reached on the power supply. Whenever power-on reset is asserted, SCMR[PLLMF, PLLDF] are programmed by the configuration pins. This value then drives the clock block to generate the correct CPM and bus frequencies.

10.4.2 Skew Elimination

The PLL can tighten synchronous timings by eliminating skew between phases of the internal clock and the external clock entering the chip (CLOCKIN). Skew elimination is always active when the PLL is enabled. Disabling the PLL can greatly increase clock skew.

10.4.3 PCI Bridge Clocking

NOTE

This section applies only to the MPC8250, the MPC8265, and the MPC8266.

The PCI bridge uses a PLL and a DLL for clocking. The PLL is used for generating a high speed clock (from CLKIN1) for the chip's logic blocks, and the DLL is used for de-skewing the output reference clock.

The PCI bridge can be run from a PCI clock input when operating as a PCI agent, or it can generate the PCI clock when operating as a host.

Note that when the PowerQUICC II operates in PCI mode the MODCK_H bits take their values from four dedicated pins—PCI_MODCK_H[0–3].

10.4.3.1 PCI Bridge as an Agent Operating from the PCI System Clock

If the PowerQUICC II is connected to a system which generates the PCI clock, the PCI clock should be fed to the CLKIN1 pin. The PCI clock is internally multiplied by the PLL to generate the chip's internal high speed clock. This clock is used to generate the 60x bus clock. The 60x bus clock is then driven by a DLL circuit to the DLLOUT pin, which has a feedback path from the board to the CLKIN2 pin. This feedback clock signal is used by the DLL logic to minimize clock skew between the internal and external clocks.

NOTE

All PCI timings are measured relative to CLKIN1; all 60x bus timings are measured relative to CLKIN2.




Figure 10-2. PCI Bridge as an Agent, Operating from the PCI System Clock

10.4.3.2 PCI Bridge as a Host and Generating the PCI System Clock

In a system where the PowerQUICC II is the host that generates the PCI clock, the 60x bus clock should be driven to the CLKIN1 pin. The 60x bus clock is internally multiplied by the PLL to generate the CPM high speed clock and then internally divided for generating the PCI bus clock. The PCI bus clock is then driven by the DLL circuit to the DLLOUT pin, which has a feedback path from the board to the CLKIN2 pin. This feedback is used to control the clock skew in order to have the same internal and external clock timing.

NOTE

All PCI timings are measured relative to CLKIN2, and all 60x bus timings are measured relative to CLKIN1.




Figure 10-3. PCI Bridge as a Host, Generating the PCI System Clock

NOTE

If a clock buffer is used in the feedback path from DLLOUT to CLKIN2, designers should ensure that the clock buffer does not include an internal PLL as this may cause an unacceptable jitter on the clock signals.

10.4.3.2.1 CPM CLOCK and PCI Frequency Equations

The relation between CPM CLOCK frequency and PCI frequency is as follows.

If the PowerQUICC II is configured as a PCI agent device, and PCIDF = 9:

$$\text{CPM/PCI} = (\text{PCIDF} + 1) / 2$$

Otherwise:

$$\text{CPM/PCI} = (\text{PCI_MODCK} + 1) \times (\text{PCIDF} + 1) / 2$$

10.5 Clock Dividers

The PLL output is twice the maximum frequency needed for all the clocks. The PLL output is sent to general-purpose dividers (CPMDF, BUSDF), either of which can divide the double clock by a programmable number between 1 and 16. The delay is the same for all dividers independent on the programmable number, so the clocks are synchronized.

The output of each divider has two phases, one shifted 90° from the other. Each phase has a 50% duty cycle.

10.6 PowerQUICC II Internal Clock Signals

The internal logic of the PowerQUICC II uses the following internal clock lines:

- CPM general system clocks (CPM_CLK, CPM_CLK_90)
- 60x bus, core bus (BUS_CLK, BUS_CLK_90)
- SCC clocks (SCC_CLK, SCC_CLK_90)
- Baud-rate generator clock (BRG_CLK)
- PCI clock (PCI_CLK) (MPC8250, MPC8265, and MPC8266 only)

The PLL synchronizes these signals to each other (but does not synchronize to BRG_CLK).

10.6.1 General System Clocks

The general system clocks (CPM_CLK, CPM_CLK_90) are the basic clocks supplied to most modules and sub-modules on the CPM. The following points should be kept in mind:

- BUS_CLK and BUS_CLK_90 are supplied to the 60x bus and to the core.
- Many modules use both clocks (SIU, serials)
- The external clock, CLKIN, is the same as BUS_CLK

10.7 PLL Pins

Table 10-1 shows dedicated PLL pins.

Table 10-1. Dedicated PLL Pins

Signal	Description
VCCSYN1	Drain voltage—Analog VDD dedicated to core analog PLL circuits. To ensure core clock stability, filter the power to the VCCSYN1 input with a circuit similar to the one in Figure 10-4 . To filter as much noise as possible, place the circuit as close as possible to VCCSYN1. The 0.1- μ F capacitor should be closest to VCCSYN1, followed by the 10- μ F capacitor, and finally the 10- Ω resistor to Vdd. These traces should be kept short and direct.
VCCSYN	Drain voltage—Analog VDD dedicated to analog main PLL circuits. To ensure internal clock stability, filter the power to the VCCSYN input with a circuit similar to the one in Figure 10-4 . To filter as much noise as possible, place the circuit should as close as possible to VCCSYN. The 0.1- μ F capacitor should be closest to VCCSYN, followed by the 10- μ F capacitor, and finally the 10- Ω resistor to Vdd. These traces should be kept short and direct.
GNDSYN	Source voltage—Analog VSS dedicated to analog main PLL circuits. Should be provided with an extremely low impedance path to ground and should be bypassed to VCCSYN by a 0.1- μ F capacitor located as close as possible to the chip package. The user should also bypass GNDSYN to VCCSYN with a 0.01- μ F capacitor as close as possible to the chip package.

Table 10-1. Dedicated PLL Pins (continued)

Signal	Description																										
XFC	<p>External filter capacitor—Connects to the off-chip capacitor for the main PLL filter. One terminal of the capacitor is connected to XFC while the other terminal is connected to VCCSYN. 30 MΩ is the minimum parasitic resistance value that ensures proper PLL operation when connected in parallel with the XFC capacitor. A multiplication factor (MF) based on CPM_CLK/CLKIN determines the XFC capacitor value according to the following tables:</p> <p>Definition of Multiplication Factor (MF)</p> <p>If the ratio of CPM_CLK/CLKIN is an integer (A), MF = A. If CPM_CLK/CLKIN is A.5, MF = 2 x A.5. For example, if CPM_CLK/CLKIN is 166.66 MHz/ 66.66 MHz = 2.5, then MF = 5. The relevant factors are as follows:</p> <p>CPM_CLK/CLKIN = 2 MF = 2 CPM_CLK/CLKIN = 2.5 MF = 5 CPM_CLK/CLKIN = 3 MF = 3 CPM_CLK/CLKIN = 3.5 MF = 7 CPM_CLK/CLKIN = 4 MF = 4 CPM_CLK/CLKIN = 5 MF = 5 CPM_CLK/CLKIN = 6 MF = 6</p> <p style="text-align: center;">.29μm (HiP3) Silicon: Rev. A.1 and B.x</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Multiplication Factor</th> <th>Maximum Allowed Capacitance</th> <th>Minimum Allowed Capacitance</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>MF ≤ 4</td> <td>MF x 840 - 90</td> <td>MF x 750 - 90</td> <td>pF</td> </tr> <tr> <td>MF > 4</td> <td>MF x 1220</td> <td>MF x 1100</td> <td>pF</td> </tr> </tbody> </table> <p style="text-align: center;">.29μm (HiP3) Silicon: Rev. C.2 and Future Revisions</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Maximum Allowed Capacitance</th> <th>Minimum Allowed Capacitance</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>MF x 840 - 90</td> <td>MF x 750 - 90</td> <td>pF</td> </tr> </tbody> </table> <p style="text-align: center;">.25μm (HiP4) Silicon</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Recommended Capacitance</th> <th>Maximum Allowed Capacitance</th> <th>Minimum Allowed Capacitance</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>MF x 680 - 120</td> <td>MF x 780 - 140</td> <td>MF x 580 - 100</td> <td>pF</td> </tr> </tbody> </table>	Multiplication Factor	Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit	MF ≤ 4	MF x 840 - 90	MF x 750 - 90	pF	MF > 4	MF x 1220	MF x 1100	pF	Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit	MF x 840 - 90	MF x 750 - 90	pF	Recommended Capacitance	Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit	MF x 680 - 120	MF x 780 - 140	MF x 580 - 100	pF
Multiplication Factor	Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit																								
MF ≤ 4	MF x 840 - 90	MF x 750 - 90	pF																								
MF > 4	MF x 1220	MF x 1100	pF																								
Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit																									
MF x 840 - 90	MF x 750 - 90	pF																									
Recommended Capacitance	Maximum Allowed Capacitance	Minimum Allowed Capacitance	Unit																								
MF x 680 - 120	MF x 780 - 140	MF x 580 - 100	pF																								

Figure 10-4 shows the filtering circuit for VCCSYN and VCCSYN1, described in Table 10-1.




Figure 10-4. PLL Filtering Circuit

10.8 System Clock Control Register (SCCR)

The system clock control register (SCCR), shown in Figure 10-5, is memory-mapped into the PowerQUICC II's internal space.

	0											15
Field	—											
Reset	—											
R/W	R/W											
Addr	0x0x10C80											
	16	22	23	24	25	28	29	30	31			
Field	—		PCI_MODE ¹	PCI_MODCK ¹	PCIDF ¹		CLPD	DFBRG				
Reset	—		0	—	—		0	01				
R/W	R/W				R		R/W					
Addr	0x10C82											

Figure 10-5. System Clock Control Register (SCCR)

¹ MPC8250, MPC8265, and MPC8266 only.

Table 10-2 describes SCCR fields.

Table 10-2. SCCR Field Descriptions

Bits	Name	Defaults		Description
		POR	Hard Reset	
0–22	—	0	Unaffected	Reserved
23	PCI_MODE ¹	$\overline{\text{PCI_Mode}}$	Unaffected	PCI Mode 0 Disabled 1 Enabled Reflects the inverted value of the $\overline{\text{PCI_Mode}}$ pin.
24	PCI_MODCK ¹	PCI_MODCK	Unaffected	Reflects the value of the PCI_MODCK pin.
25–28	PCIDF ¹	Configuration pins	Unaffected	PCI division factor.

Table 10-2. SCCR Field Descriptions (continued)

Bits	Name	Defaults		Description
		POR	Hard Reset	
29	CLPD	0	Unaffected	CPM low power disable. 0 Default. CPM does not enter low power mode when the core enters low power mode. 1 CPM and SIU enter low power mode when the core does. This may be useful for debug tools that use the assertion of QREQ as an indication of breakpoint in the core. Note: When the core is disabled, CLPD must be cleared.
30–31	DFBRG	01	Unaffected	Division factor of BRG_CLK relative to VCO_OUT (which is twice the CPM clock). Defines the BRG_CLK frequency as shown in Figure 10-1 . Changing the value does not result in a loss of lock condition. 00 Divide by 4 01 Divide by 16 (normal operation) 10 Divide by 64 11 Divide by 256

¹ MPC8250, MPC8265, and MPC8266 only.

10.9 System Clock Mode Register (SCMR)

The system clock mode register (SCMR), shown in [Figure 10-6](#), holds the parameters which determine the output clock frequencies. To understand how these values interact, see [Section 10.4, “Main PLL.”](#)

Field	0	2	3	7	8	11	12	15
	—	CORECNF			BUSDF		CPMDF	
Reset	See Table 10-3.							
R/W	R							
Addr	0x10C88							
Field	16	18	19	20	31			
	—	PLLDF	PLLMF					
Reset	See Table 10-3.							
R/W	R							
Addr	0x10C8A							

Figure 10-6. System Clock Mode Register (SCMR)

[Table 10-3](#) describes SCMR fields. Also, refer to [Figure 10-1](#) to see these fields in the system PLL block diagram.

Table 10-3. SCMR Field Descriptions

Bits	Name	Defaults		Description
		POR	Hard Reset	
0–2	—	—	—	Reserved
3–7	CORECNF	Config pins	Unaffected	Core configuration. PLL configuration of the core. These values are reflect the values of PLL_CFG[0:5], described in Table 10-4.
8–11	BUSDF	Config pins	Unaffected	60x bus division factor
12–15	CPMDF	Config pins	Unaffected	CPM division factor. This value is always 1.
16–18	—	—	—	Reserved
19	PLLDF	Config pins	Unaffected	PLL pre-divider factor. Ensures that PLLMF is an integer value regardless of whether the ratio CPM_CLK/CLKIN is an integer. 0 CPM_CLK/CLKIN is an integer. (The PLL division factor is 1.) 1 CPM_CLK/CLKIN is not an integer. (The PLL division factor is 2.)
20–31	PLLMF	Config pins	Unaffected	PLL multiplication factor. (A PLLMF value of 0x000 corresponds to 1, and 0xFFF to 4,096.) The VCO output is divided to generate the feedback signal that goes to the phase comparator. PLLMF and PLLDF bits control the value of the divider in the PLL feedback loop. The phase comparator determines the phase shift between the feedback signal and the reference clock. This difference causes an increase or decrease in the VCO output frequency.

The relationships among these parameters are described in the formulas in [Figure 10-7](#).

$$PLLMF = \frac{CPM_CLK}{CLKIN} \times (PLLDF + 1) - 1$$

$$BUSDF = \frac{(PLLMF + 1) \times 2}{(PLLDF + 1)} - 1$$

Figure 10-7. Relationships of SCMR Parameters

SCMR[CORECNF] bit values are shown in [Table 10-4](#).

Table 10-4. 60x Bus-to-Core Frequency

SCMR[CORECNF]	Bus-to-Core Multiplier	VCO Divider
0x02	1x	8
0x01	1x	4
0x0C	1.5x	8
0x00	1.5x	4
0x05, 0x15	2x	4
0x04	2x	2
0x11	2.5x	4
0x06	2.5x	2
0x10	3x	4
0x08	3x	2
0x0E, 0x1E	3.5x	2
0x0A, 0x1A	4x	2
0x07, 0x17	4.5x	2
0x0B, 0x1B	5x	2
0x09, 0x19	5.5x	2
0x0D, 0x1D	6x	2
0x12,	6.5x	2
0x14	7x	2
0x16	7.5x	2
0x1C	8x	2
0x03, 0x13	PLL off/bypassed	<ul style="list-style-type: none"> • PLL off • SYSCLK clocks core directly • 1x bus-to-core defaulted
0x0F, 0x1F	PLL off	<ul style="list-style-type: none"> • PLL off • no core clocking occurs

10.10 Basic Power Structure

The I/O buffers, logic, and clock block are fed by a 3.3-V power supply that allows them to function in a TTL-compatible voltage range. Internal logic can be fed by a lower voltage source; this considerably reduces power consumption. The PLL is fed by a separate power supply (VCCSYN) to achieve a highly stable output frequency. The VCCSYN value is equal to the internal supply. For more information, refer to Section 1.2, “Electrical and Thermal Characteristics,” in the hardware specifications document available at www.freescale.com.

The PowerQUICC II supports the two following power modes:

- Full mode—Both the chip PLL and core PLL work.
- Stop mode—Main PLL is working, core PLL is stopped, and internal clocks are disabled.
 - When stop mode is entered, software sets the sleep bit in the core ($HID0[10] = 1$) and the clock block freezes all clocks to the chip (the core clock and all other clocks) the main PLL remains active.
 - When stop mode is exited, the \overline{SRESET} input must be asserted to the chip, the clock block resumes clocks to all blocks and then releases the reset to the whole chip.

Chapter 11

Memory Controller

The memory controller is responsible for controlling a maximum of twelve memory banks sharing a high performance SDRAM machine, a general-purpose chip-select machine (GPCM), and three user-programmable machines (UPMs). It supports a glueless interface to synchronous DRAM (SDRAM), SRAM, EPROM, flash EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other peripherals. This flexible memory controller allows the implementation of memory systems with very specific timing requirements.

- The SDRAM machine provides an interface to synchronous DRAMs, using SDRAM pipelining, bank interleaving, and back-to-back page mode to achieve the highest performance.
- The GPCM provides interfacing for simpler, lower-performance memory resources and memory-mapped devices. The GPCM has inherently lower performance because it does not support bursting. For this reason, GPCM-controlled banks are used primarily for boot-loading and access to low-performance memory-mapped peripherals.
- The UPM supports address multiplexing of the external bus, refresh timers, and generation of programmable control signals for row address and column address strobes to allow for a glueless interface to DRAMs, burstable SRAMs, and almost any other kind of peripheral. The refresh timers allow refresh cycles to be initiated. The UPM can be used to generate different timing patterns for the control signals that govern a memory device. These patterns define how the external control signals behave during a read, write, burst-read, or burst-write access request. Refresh timers are also available to periodically generate user-defined refresh cycles.

Unless stated otherwise, this chapter describes the 60x bus memory controller. The local bus memory controller provides the same functionality as the 60x bus memory controller except 64-bit port size, ECC, and external master support.

The PowerQUICC II supports the following new features as compared to the MPC860 and MPC850.

- The synchronous DRAM machine enables back-to-back memory read or write operations using page mode, pipelined operation and bank interleaving for high-performance systems.
- The memory controller supports the local bus and the 60x bus in parallel. The 60x bus and the local bus share twelve memory banks as well as two SDRAM machines, three user-programmable machines (UPMs) and GPCMs.
- The memory controller supports atomic operation.
- The memory controller supports read-modify-write (RMW) data parity check.
- The memory controller supports ECC data check and correction.
- Two data buffer controls (one for the local bus).
- ECC/parity byte select pin, which enables a fast, glueless connection to ECC/RMW-parity devices.

- 18-bit address and 32-bit local data bus memory controller. The local bus memory controller supports the following:
 - 8-, 16-, and 32-bit port sizes
 - Parity checking and generation
 - Ability to work in parallel with the 60x bus memory controller
- Flexible chip-select assignment—The 60x bus and local bus share twelve chip-select lines (controlled by a memory controller bank). The user can allocate the twelve banks as needed between the 60x bus and the local bus.
- Flexible UPM assignment—The user can assign any of the three UPMs to the 60x bus or the Local bus

Figure 11-1 shows the dual-bus architecture.




Figure 11-1. Dual-Bus Architecture

11.1 Features

The memory controller's main features are as follows:

- Twelve memory banks
 - 32-bit address decoding with mask
 - Variable block sizes (32 Kbytes to 4 Gbytes)
 - Three types of data errors check/correction:
 - Normal odd/even parity
 - Read-modify-write (RMW) odd/even parity for single accesses
 - ECC
 - Write-protection capability
 - Control signal generation machine selection on a per-bank basis
 - Flexible chip-select assignment between the 60x bus and the local bus
 - Supports internal or external masters on the 60x bus
 - Data buffer controls activated on a per-bank basis
 - Atomic operation
 - Extensive external memory-controller/bus-slave support
 - ECC/parity byte-select
 - Data pipeline to reduce data setup time for synchronous devices
- Synchronous DRAM machine (60x or local bus)
 - Provides the control functions and signals for glueless connection to JEDEC-compliant SDRAM devices
 - Back-to-back page mode for consecutive, back-to-back accesses
 - Supports 2-, 4- and 8-way bank interleaving
 - Supports SDRAM port size of 64-bit (60x only), 32-bit, 16-bit and 8-bit
 - Supports external address and/or command lines buffering
- General-purpose chip-select machine (GPCM)—60x or local bus
 - Compatible with SRAM, EPROM, FEPRM, and peripherals
 - Global (boot) chip-select available at system reset
 - Boot chip-select support for 8-, 16-, 32-, and 64-bit devices
 - Minimum two clock accesses to external device
 - Eight byte write enable signals (\overline{WE})—four on the local bus
 - Output enable signal (\overline{OE})
 - External access termination signal (\overline{GTA})
- Three UPMs
 - Each machine can be assigned to the 60x or local bus.
 - Programmable-array-based machine controls external signal timing with a granularity of up to one quarter of an external bus clock period

- User-specified control-signal patterns run when an internal or external master requests a single-beat or burst read or write access.
- UPM refresh timer runs a user-specified control signal pattern to support refresh
- User-specified control-signal patterns can be initiated by software
- Each UPM can be defined to support DRAM devices with depths of 64, 128, 256, and 512 Kbytes, and 1, 2, 4, 8, 16, 32, 64, 128, and 256 Mbytes
 - Chip-select line
 - Byte-select lines
 - Six external general-purpose lines
- Supports 8-, 16-, 32-, and 64-bit memory port sizes, 8-, 16-, and 32-bit port sizes on the local bus
- Page mode support for successive transfers within a burst
- Internal address multiplexing for all on-chip bus masters supporting 64-, 128-, 256-, and 512-Kbyte, and 1-, 2-, 4-, 8-, 16-, 32-, 64-, 128-, 256-Mbyte page banks

11.2 Basic Architecture

The memory controller consists of three basic machines:

- Synchronous DRAM machine
- General-purpose chip-select machine (GPCM)
- Three UPMs

Each bank can be assigned to any one of these machines via $BR_x[MS]$ as shown in [Figure 11-2](#). The MS and $M_xMR[BSEL]$ bits (for UPMs) assign banks to the 60x bus or local bus, as shown in [Figure 11-2](#). Addresses are decoded by comparing ($A[0-16]$ bit-wise and $OR_x[AM]$) with $BR_x[BA]$. If an address match occurs in multiple banks, the lowest numbered bank has priority. However, if a 60x bus access hits a bank allocated to the local bus, the access is transferred to the local bus. Local bus access hits to 60x assigned banks are ignored.

When a memory address matches $BR_x[BA]$, the corresponding machine takes ownership of the external signals that control access and maintains control until the cycle ends.




Figure 11-2. Memory Controller Machine Selection

Some features are common to all machines.

- A 17-bit most-significant address decode on each memory bank
- The block size of each memory bank can vary between 32 Kbytes (1 Mbyte for SDRAM) and 4 Gbytes (128 Mbytes for SDRAM).
- Normal parity may be generated and checked for any memory bank.
- Read-modify-write parity may be generated and checked for any memory bank with either 32- or 64-bit port size. Using RMW parity on 32-bit port size bank, requires the bus to be in strict 60x mode ($BCR[ETM] = 0$). See [Section 4.3.2.1, “Bus Configuration Register \(BCR\).”](#)
- ECC may be generated and checked for any memory bank with a 64-bit port size
- Each memory bank can be selected for read-only or read/write operation.
- Each memory bank can use data pipelining, which reduces the required data setup time for synchronous devices.
- Each memory bank can be controlled by an external memory controller or bus slave.

The memory controller functionality minimizes the need for glue logic in PowerQUICC II-based systems. In [Figure 11-3](#), $\overline{CS0}$ is used with the 16-bit boot EPROM with $BR0[MS]$ defaulting to select the GPCM. $\overline{CS1}$ is used as the \overline{RAS} signal for 64-bit DRAM with $BR1[MS]$ configured to select UPMA. $\overline{BS}[0-7]$ are used as \overline{CAS} signals on the DRAM.




Figure 11-3. Simple System Configuration

Implementation differences between the supported machines are described in the following:

- The SDRAM machine provides a glueless interface to JEDEC-compliant SDRAM devices, and using SDRAM pipelining, page mode, and bank interleaving delivers very high performance. To allow fine tuning of system performance, the SDRAM machine provides two types of page modes selectable per memory bank:
 - Page mode for consecutive back-to-back accesses (normal operation)
 - Page mode for intermittent accesses

SDRAM machines are available on the 60x and local buses; each memory bank can be assigned to any SDRAM machine.

- The GPCM provides a glueless interface to EPROM, SRAM, flash EPROM (FEPRM), and other peripherals. The GPCM is available on both buses on $\overline{CS}[0-11]$. $\overline{CS0}$ also functions as the global (boot) chip-select for accessing the boot EPROM or FLASH device. The chip-select allows 0 to 30 wait states.
- The UPMs provide a flexible interface to many types of memory devices. Each UPM can control the address multiplexing for accessing DRAM devices and the timings of $\overline{BS}[0-7]$ and \overline{GPL} . Each UPM can be assigned either to the 60x or to the local bus. Each memory bank can be assigned to any UPM.

Each UPM is a programmable RAM-based machine. The UPM toggles the memory controller external signals as programmed in RAM when an internal or external master initiates any external read or write access. The UPM also controls address multiplexing, address increment, and transfer acknowledge (\overline{TA}) assertion for each memory access. The UPM specifies a set of signal patterns for a user-specified number of clock cycles. The UPM RAM pattern run by the memory controller is selected according to the type of external access transacted. At every clock cycle, the logical value of the external signals specified in the RAM array is output on the corresponding UPM pins.

Figure 11-4 shows a basic configuration.




Figure 11-4. Basic Memory Controller Operation

The SDRAM mode registers (LSDMR and PSDMR) define the global parameters for the 60x and local SDRAM devices. Machine A/B/C mode registers (MxMR) define most of the global features for each UPM. GPCM parameters are defined in the option register (ORx). Some SDRAM and UPM parameters are also defined in ORx.

11.2.1 Address and Address Space Checking

The defined base address is written to the BRx. The bank size is written to the ORx. Each time a bus cycle access is requested on the 60x or local bus, addresses are compared with each bank. If a match is found on a memory controller bank, the attributes defined in the BRx and ORx for that bank are used to control the memory access. If a match is found in more than one bank, the lowest-numbered bank handles the memory access (that is, bank 0 has priority over bank 1).

NOTE

Although 60x bus accesses that hit a bank allocated to the local bus are transferred to the local bus, local bus access hits to banks allocated to the 60x bus are ignored. 60x-to-local bus transactions have priority over regular memory bank hits.

11.2.2 Page Hit Checking

The SDRAM machine supports page-mode operation. Each time a page is activated on the SDRAM device, the SDRAM machine stores its address in a page register. The page information, which the user writes to the ORx register, is used along with the bank size to compare page bits of the address to the page

register each time a bus-cycle access is requested. If a match is found together with bank match, the bus cycle is defined as a page hit. An open page is automatically closed by the SDRAM machine if the bus becomes idle, unless ORx[PMS] is set.

11.2.3 Error Checking and Correction (ECC)

ECC can be configured for any bank as long as it is assigned to the 60x bus and is connected to a 64-bit port size memory. ECC is generated and checked on a 64-bit basis using DP[0–7] for the bank if BRx[DECC] = 11. If ECC is used, single errors can be corrected and all double-bit errors can be detected.

11.2.4 Parity Generation and Checking

Parity can be configured for any bank, if it is preferred. Parity is generated and checked on a per-byte basis using DP[0–7] or LDP[0–3] for the bank if BR[DECC] = 01 for normal parity and 10 for RMW parity. SIUMCR[EPAR] determines the global type of parity (odd or even).

Note that RMW parity can be used only for 32- or 64-bit port size banks. Also, using RMW parity on a 32-bit port size bank requires that the bus is placed in strict 60x mode. This is done by setting BCR[ETM] (BCR[LETM] for the local bus). Refer to [Section 4.3.2.1, “Bus Configuration Register \(BCR\).”](#)

NOTE: RMW Parity and ECC Modes and Pipelined Addresses

The following applies only to .25 μ m (HiP4) silicon.

Due to design constraints, using RMW parity or ECC modes and pipelined addresses (BCR[PLDP]=0) on the SDRAM interface, requires that the PSDMR[CL] will be set to 10, choosing CAS latency of 2. If CAS latency of 3 is needed, use BCR[PLDP] = 1 for a pipeline depth of zero.

When the PowerQUICC II is decoding a 60x read transaction into one of its internal memory-mapped registers or dual-port RAM that was originated by an external 60x master, it will generate parity bits along with the data bytes on DP[0–7]. The type of parity (odd or even) is determined by the SIUMCR[EPAR] programming.

11.2.5 Transfer Error Acknowledge ($\overline{\text{TEA}}$) Generation

The memory controller asserts the transfer error acknowledge signal ($\overline{\text{TEA}}$) in the following cases:

- An unaligned or burst access is attempted to internal PowerQUICC II space (registers or dual-port RAM). Note that the dual-port RAM cannot be accessed via bursts.
- The core or an external master attempts a burst access to the local bus address space
- A bus monitor timeout

11.2.6 Machine Check Interrupt ($\overline{\text{MCP}}$) Generation

The memory controller asserts machine check interrupt ($\overline{\text{MCP}}$) in the following cases:

- A parity error

- An ECC double-bit error
- An ECC single bit error when the maximum number of ECC errors has been reached

11.2.7 Data Buffer Controls ($\overline{\text{BCTLx}}$ and $\overline{\text{LWR}}$)

The memory controller provides two data buffer controls for the 60x bus ($\overline{\text{BCTL0}}$ and $\overline{\text{BCTL1}}$) and one for the local bus ($\overline{\text{LWR}}$). These controls are activated when a GPCM- or UPM-controlled bank is accessed and can be disabled by setting $\text{ORx}[\text{BCTLD}]$. An access to an SDRAM-machine controlled bank does not activate the $\overline{\text{BCTLx}}$ controls. The $\overline{\text{BCTL}}$ signals are asserted on the rising edge of CLKIN on the first cycle of the memory controller operation. They are negated on the rising edge of CLKIN after the last assertion of $\overline{\text{PSDVAL}}$ of the access is asserted. (See [Section 11.2.13, “Partial Data Valid Indication \(PSDVAL\).”](#)) If back-to-back memory controller operations are pending, $\overline{\text{BCTLx}}$ is not negated.

The BCTL signals have a programmable polarity. See [Section 4.3.2.6, “SIU Module Configuration Register \(SIUMCR\).”](#)

11.2.8 Atomic Bus Operation

The PowerQUICC II supports the following kinds of atomic bus operations $\text{BRx}[\text{ATOM}]$:

- Read-after-write (RAWA). When a write access hits a memory bank in which $\text{ATOM} = 01$, the PowerQUICC II locks the bus for the exclusive use of the accessing master (internal or external). While the bus is locked, no other device can be granted the bus. The lock is released when the master that created the lock accesses the same bank with a read transaction. If the master fails to release the lock within 256 bus clock cycles, the lock is released and a special interrupt is generated. This feature is intended for CAM operations.
- Write-after-read (WARA). When a read access hits a memory bank in which $\text{ATOM} = 10$, the PowerQUICC II locks the bus for the exclusive use of the accessing master (internal or external). During the lock period, no other device can be granted bus mastership. The lock is released when the device that created the lock access the same bank with a write transaction. If the device fails to release the lock within 256 bus clock cycles, the lock is released and a special interrupt is generated.

NOTE

This mechanism does not replace the PowerPC reservation mechanism.

11.2.9 Data Pipelining

Multiple-PowerQUICC II systems that use data checking, such as ECC or parity, face a timing problem when synchronous memories, such as SDRAM, are used. Because these devices can output data every cycle and because the data checking requires additional data setup time, the timing constraints are extremely hard to meet. In such systems, the user should set the data pipelining bit, $\text{BRx}[\text{DR}]$. This creates data pipelining of one stage within the memory controller in which the data check calculations are done, thus eliminating the additional data setup time requirement.

Note that this feature cannot be used with L2 cacheable banks and that in systems that involve both PowerQUICC II-type masters and 60x compatible master, this feature can still be used on the 60x bus under the following restrictions:

1. The arbiter and the memory controller are in the same PowerQUICC II.
2. The register field BCR[NPQM] is setup correctly.

See “[Section 11.9, “External Master Support \(60x-Compatible Mode\)”](#) and “[Section 4.3.2.1, “Bus Configuration Register \(BCR\).”](#)”

11.2.10 External Memory Controller Support

The PowerQUICC II has an option to allocate specific banks (address spaces) to be controlled by an external memory controller or bus slave, while retaining all the bank properties: port size, data check/correction, atomic operation, and data pipelining. This is done by programming BR_x and OR_x[AM] and by setting the external memory controller bit, BR_x[EMEMC]. This action automatically assigns the bank to the 60x bus. For an access that hits the bank, all bus acknowledgment signals (such as AACK, PSDVAL, and TA) and the memory-device control strobes are driven by an external memory controller or slave. If the device that initiates the transaction is internal to the PowerQUICC II, the memory controller handles the port size, data checking, atomic locking, and data pipelining as if the access were governed by it.

This feature allows multiple PowerQUICC II systems to be connected in 60x-compatible mode without losing functionality and performance. It also makes it easy to connect other 60x-compatible slaves on the 60x bus.

11.2.11 External Address Latch Enable Signal (ALE)

The memory controller provides control for an external address latch, needed on the 60x bus in 60x compatible mode. ALE is asserted for one clock cycle on the first cycle of each memory-controller transaction. In this section, whenever ALE is not on a timing diagram, assume that it is asserted on the first cycle in which \overline{CS} can be asserted.

NOTE

ALE is relevant only on the 60x bus and only in 60x-compatible mode.

11.2.12 ECC/Parity Byte Select (PBSE)

Systems that use ECC or read-modify-write parity, require an additional memory device that requires byte-select like a normal data device. ANDing $\overline{BS}[0-7]$ through external logic to achieve the logical function of this byte-select can affect the memory access timing because it adds a delay to the byte-select path. The PowerQUICC II’s memory controller provides optional byte-select pins that are an internal AND of the eight byte selects, allowing glueless, faster connection to ECC/RMW-parity devices.

This option is enabled by setting SIUMCR[PBSE], as described in [Section 4.3.2.6, “SIU Module Configuration Register \(SIUMCR\).”](#)

11.2.13 Partial Data Valid Indication ($\overline{\text{PSDVAL}}$)

The 60x and local buses have an internal 64-bit data bus. According to the 60x bus specification, $\overline{\text{TA}}$ is asserted when up to a double word of data is transferred. Because the PowerQUICC II supports memories with port sizes smaller than 64 bits, there is a need for partial data valid indication. The memory controller uses $\overline{\text{PSDVAL}}$ to indicate that data is latched by the memory on write accesses or valid data is present on read accesses. The quantity of the data depends on the memory port size and the transfer size. The memory controller accumulates $\overline{\text{PSDVAL}}$ assertions, and when a double word (or the transfer size) is transferred, the memory controller asserts $\overline{\text{TA}}$ to indicate that a 60x data beat was transferred. [Table 11-1](#) shows the number of $\overline{\text{PSDVAL}}$ assertions needed for one $\overline{\text{TA}}$ assertion under various circumstances.

Table 11-1. Number of $\overline{\text{PSDVAL}}$ Assertions Needed for $\overline{\text{TA}}$ Assertion

Port Size	Transfer Size	$\overline{\text{PSDVAL}}$ Assertions	$\overline{\text{TA}}$ Assertions
64	Any	1	1
32	Double word	2	1
32	Word/half word/byte (32-bit aligned)	1	1
16	Double Word	4	1
16	Word	2	1
16	Half/byte	1	1
8	Double word	8	1
8	Word	4	1
8	Half	2	1
8	Byte	1	1

[Figure 11-5](#) shows a double-word transfer on 32-bit port size memory.




Figure 11-5. Partial Data Valid for 32-Bit Port Size Memory, Double-Word Transfer

11.2.14 BADDR[27:31] Signal Connections

The memory controller uses BADDR[27:31] to interface memory and peripheral devices on the 60x bus in 60x-compatible mode. Not all the BADDR line are necessarily used.

Use [Table 11-2](#) to determine which BADDR lines are needed for the device connection.

Table 11-2. BADDR Connections

BADDR[x]	64/72-Bit Port Size SDRAM	Non-SDRAM 64-/72-Bit Port Size Device	32-Bit Port Size SDRAM	Non-SDRAM 32-Bit Port Size Device	Any 16-Bit Port Size Device	Any 8-Bit Port Size Device
BADDR[27]	N.C.	Connected	N.C.	Connected	Connected	Connected
BADDR[28]	N.C.	Connected	N.C.	Connected	Connected	Connected
BADDR[29]	N.C.	N.C	N.C.	Connected	Connected	Connected
BADDR[30]	N.C.	N.C	N.C.	N.C	Connected	Connected
BADDR[31]	N.C.	N.C	N.C.	N.C.	N.C.	Connected

11.3 Register Descriptions

[Table 11-3](#) lists registers used to control the 60x bus memory controller.

Table 11-3. 60x Bus Memory Controller Registers

Abbreviation	Name	Reference
BR0–BR11	Base register banks 0–11	Section 11.3.1
OR0–OR11]	Option register banks 0–11	Section 11.3.2
PSDMR	60x bus SDRAM machine mode register	Section 11.3.3
LSDMR	Local bus SDRAM machine mode register	Section 11.3.4
MAMR	UPMA mode register	Section 11.3.5
MBMR	UPMB mode register	
MCMR	UPMC mode register	
MDR	Memory data register	Section 11.3.6
MAR	Memory address register	Section 11.3.7
MPTPR	Memory refresh timer prescaler register	Section 11.3.12
PURT	60x bus assigned UPM refresh timer	Section 11.3.8
PSRT	60x bus assigned SDRAM refresh timer	Section 11.3.10
LURT	Local bus assigned UPM refresh timer	Section 11.3.9
LSRT	Local bus assigned SDRAM refresh timer	Section 11.3.11
TESCRx	60x bus error status and control registers	Section 11.3.13
LTESCRx	Local bus error status and control regs	Section 11.3.14

11.3.1 Base Registers (BRx)

The base registers (BR0–BR11) contain the base address and address types that the memory controller uses to compare the address bus value with the current address accessed. Each register also includes a memory attribute and selects the machine for memory operation handling. Figure 11-7 shows the BRx register format.

	0											15			
Field	BA														
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x10100 (BR0); 0x0x10108 (BR1); 0x0x10110 (BR2); 0x0x10118 (BR3); 0x0x10120 (BR4); 0x0x10128 (BR5); 0x0x10130 (BR6); 0x0x10138 (BR7); 0x0x10140 (BR8); 0x0x10148 (BR9); 0x0x10150 (BR10); 0x0x10158 (BR11)														
	16	17	18	19	20	21	22	23	24	26	27	28	29	30	31
Field	BA	—	PS ¹	DECC	WP	MS		EMEMC ¹	ATOM	DR	V ¹				
Reset	000		see note	0000_000				see note	000		see note				
R/W	R/W														
Addr	0x10102 (BR0); 0x1010A (BR1); 0x10112 (BR2); 0x1011A (BR3); 0x10122 (BR4); 0x1012A (BR5); 0x10132 (BR6); 0x1013A (BR7); 0x10142 (BR8); 0x1014A (BR9); 0x10152 (BR10); 0x1015A (BR11)														

¹For BR0 these fields depend on reset configuration sequence. See Section 5.4.1, “Hard Reset Configuration Word.” For BR1–11, these fields are cleared at reset.

Figure 11-6. Base Registers (BRx)

Table 11-4 describes BRx fields.

Table 11-4. BRx Field Descriptions

Bits	Name	Description
0–16	BA	Base address. The upper 17 bits of each base address register are compared to the address on the address bus to determine if the bus master is accessing a memory bank controlled by the memory controller. Used with ORx[BSIZE].
17–18	—	Reserved, should be cleared.
19–20	PS	Port size. Specifies the port size of this memory region. 01 8-bit 10 16-bit 11 32-bit 00 64-bit (60x bus only)
21–22	DECC	Data error correction and checking. Specifies the method for data error checking and correction. See Section 11.2.3, “Error Checking and Correction (ECC),” and Section 11.2.4, “Parity Generation and Checking.” 00 Data errors checking disabled 01 Normal parity checking 10 Read-modify-write parity checking 11 ECC correction and checking

Table 11-4. BRx Field Descriptions (continued)

Bits	Name	Description
23	WP	Write protect. Can restrict write accesses within the address range of a BR. An attempt to write to this address range while WP = 1 can cause TEA to be asserted by the bus monitor logic (if enabled) which terminates the cycle. 0 Read and write accesses are allowed. 1 Only read accesses are allowed. The memory controller does not assert \overline{CSx} and \overline{PSDVAL} on write cycles to this memory bank. TESC1[WP] or L_TESC1[WP] (depending on which bus is being used) is set if a write to this memory bank is attempted.
24–26	MS	Machine select. Specifies machine select for the memory operations handling and assigns the bank to the 60x or local bus if GPCM or SDRAM are selected. If UPMx is selected, the bus assignment is determined by MxMR[BSEL]. 000 GPCM—60x bus (reset value) 001 GPCM—local bus 010 SDRAM—60x Bus 011 SDRAM—local bus 100 UPMA 101 UPMB 110 UPMC 111 Reserved
27	EMEMC	External MEMC enable. Overrides MS and assigns the bank to the 60x bus. However, other BRx fields remain in effect. See Section 11.2.10, “External Memory Controller Support.” 0 Access are handled by the memory controller according to MS. 1 Access are handled by an external memory controller (or other slave) on the 60x bus. The external memory controller is expected to assert \overline{AACK} , \overline{TA} , and \overline{PSDVAL} .
28–29	ATOM	Atomic operation. See Section 11.2.8, “Atomic Bus Operation.” 00 The address space controlled by the memory controller bank is not used for atomic operations. 01 Read-after-write-atomic (RAWA). Writes to the address space handled by the memory controller bank cause the PowerQUICC II to lock the bus for the exclusive use of the master. The lock is released when the master performs a read operation from this address space. This feature is intended for CAM operations. 10 Write-after-read-atomic (WARA). Reads from the address space handled by the memory controller bank cause the PowerQUICC II to lock the bus for the exclusive use of the accessing device. The lock is released when the device performs a write operation to this address space. 11 Reserved Note: If the device fails to release the bus, the lock is released after 256 clock cycles.
30	DR	Data pipelining. See Section 11.2.9, “Data Pipelining.” 0 No data pipelining is done. 1 Data beats of accesses to the address space controlled by the memory controller bank are delayed by one cycle. This feature is intended for memory regions that use ECC or parity checks and need to improve data setup time.
31	V	Valid bit. Indicates that the contents of the BRx and ORx pair are valid. The \overline{CS} signal does not assert until V is set. 0 This bank is invalid. 1 This bank is valid Note: An access to a region that has no V bit set may cause a bus monitor time-out. After a system reset, BR0[V] is set. Note: Note: If BRx has been selected as the SDRAM controller and BRx[31] has been set, the SDRAM controller must be invalidated by doing the following: 1. Disable the SDRAM refresh service by clearing PSDMR/LSDMR[RFEN]. 2. Wait at least 100 60x-bus clock cycles. 3. Clear BRx[V].

11.3.2 Option Registers (ORx)

The ORx registers define the sizes of memory banks and access attributes. The ORx attributes bits support the following three modes of operation as defined by BR[MS].

- SDRAM mode
- GPCM mode
- UPM mode

Figure 11-7 shows the ORx as it is formatted for SDRAM mode.

Field	0											11	12	15		
	SDAM											LSDAM...				
Reset	0000_0000_0000_0000 ¹															
R/W	R/W															
Addr	0x0x10104 (OR0); 0x0x1010C (OR1); 0x0x10114 (OR2); 0x0x1011C (OR3); 0x0x10124 (OR4); 0x0x1012C (OR5); 0x0x10134 (OR6); 0x0x1013C (OR7); 0x0x10144 (OR8); 0x0x1014C (OR9); 0x0x10154 (OR10); 0x0x1015C (OR11)															
Field	16	17	18	19	22	23	25	26	27	28	31					
	...LSDAM	BPD	ROWST		NUMR		PMSEL	IBID	—							
Reset	0000_00000_0000_0000 ¹															
R/W	R/W															
Addr	0x10106 (OR0); 0x1010E (OR1); 0x10116 (OR2); 0x1011E (OR3); 0x10126 (OR4); 0x1012E (OR5); 0x10136 (OR6); 0x1013E (OR7); 0x10146 (OR8); 0x1014E (OR9); 0x10156 (OR10); 0x1015E (OR11)															

¹ Reset values are for OR0 only. OR1–11 undefined at reset.

Figure 11-7. Option Registers (ORx)—SDRAM Mode

Table 11-5 describes ORx fields in SDRAM mode. For more details, see [Section 11.4.12, “SDRAM Configuration Examples.”](#)

Table 11-5. ORx Field Descriptions (SDRAM Mode)

Bits	Name	Description		
0–11	SDAM	<p>SDRAM address mask. Provides masking for corresponding BRx bits. By masking address bits independently, SDRAM devices of different size address ranges can be used. Clearing bits masks the corresponding address bit. Setting bits causes the corresponding address bit to be compared with the address pins. Address mask bits can be set or cleared in any order, allowing a resource to reside in more than one area of the address map. SDAM can be read or written at any time.</p> <p>0000_0000_0000 4Gbytes 1000_0000_0000 2 Gbytes 1100_0000_0000 1 Gbyte 1110_0000_0000 512 Mbytes 1111_0000_0000 256 Mbytes 1111_1000_0000 128 Mbytes 1111_1100_0000 64 Mbytes 1111_1110_0000 32 Mbytes 1111_1111_0000 16 Mbytes 1111_1111_1000 8 Mbytes 1111_1111_1100 4 Mbytes 1111_1111_1110 2 Mbytes 1111_1111_1111 1 Mbyte</p> <p>Note: If xSDMR[PBI] = 0, the maximum size of the memory bank should not exceed 128 Mbytes.</p>		
12–16	LSDAM	Lower SDRAM address mask. Clearing LSDAM implements a minimum size of 1 Mbyte.		
SDRAM Page Information				
17–18	BPD	<p>Banks per device. Sets the number of internal banks per SDRAM device.</p> <p>00 2 internal banks per device 01 4 internal banks per device 10 8 internal banks per device (not valid for 128-Mbyte SDRAMs) 11 Reserved</p> <p>Note: For 128-Mbyte SDRAMs, BPD must be 00 or 01.</p>		
19–22	ROWST	<p>Row start address bit. Sets the demultiplexed row start address bit. The value of ROWST depends on SDMR[PBI].</p> <table style="width: 100%; border: none;"> <tr> <td style="width: 50%; vertical-align: top;"> <p>For xSDMR[PBI] = 0:</p> <p>0010 A7 0100 A8 0110 A9 1000 A10 1010 A11 1100 A12 1110 A13 Other values are reserved</p> </td> <td style="width: 50%; vertical-align: top;"> <p>For xSDMR[PBI] = 1:</p> <p>0000 A0 0001 A1 ... 1100 A12 1101–1111 Reserved</p> </td> </tr> </table>	<p>For xSDMR[PBI] = 0:</p> <p>0010 A7 0100 A8 0110 A9 1000 A10 1010 A11 1100 A12 1110 A13 Other values are reserved</p>	<p>For xSDMR[PBI] = 1:</p> <p>0000 A0 0001 A1 ... 1100 A12 1101–1111 Reserved</p>
<p>For xSDMR[PBI] = 0:</p> <p>0010 A7 0100 A8 0110 A9 1000 A10 1010 A11 1100 A12 1110 A13 Other values are reserved</p>	<p>For xSDMR[PBI] = 1:</p> <p>0000 A0 0001 A1 ... 1100 A12 1101–1111 Reserved</p>			
23–25	NUMR	<p>Number of row address lines. Sets the number of row address lines in the SDRAM device.</p> <p>000 9 row address lines 001 10 row address lines 010 11 row address lines 011 12 row address lines 100 13 row address lines 101 14 row address lines 110 15 row address lines 111 16 row address lines</p>		

Table 11-5. ORx Field Descriptions (SDRAM Mode) (continued)

Bits	Name	Description
26	PMSEL	Page mode select. Selects page mode for the SDRAM connected to the memory controller bank. 0 Back-to-back page mode (normal operation). Page is closed when the bus becomes idle. 1 Page is kept open until a page miss or refresh occurs.
27	IBID	Internal bank interleaving within same device disable. Setting this bit disables bank interleaving between internal banks of a SDRAM device connected to the chip-select line. IBID should be set in 60x-compatible mode if the SDRAM device is not connected to the BANKSEL pins.
28–31	—	Reserved, should be cleared.

Figure 11-8 shows ORx as it is formatted for GPCM mode.

Field	AM													
Reset ¹	1111_1110_0000_0000 ¹													
R/W	R/W													
Addr	0x0x10104 (OR0); 0x0x1010C (OR1); 0x0x10114 (OR2); 0x0x1011C (OR3); 0x0x10124 (OR4); 0x0x1012C (OR5); 0x0x10134 (OR6); 0x0x1013C (OR7); 0x0x10144 (OR8); 0x0x1014C (OR9); 0x0x10154 (OR10); 0x0x1015C (OR11)													
Field	16	17	18	19	20	21	22	23	24	27	28	29	30	31
Field	AM	—	BCTLD	CSNT	ACS	—	—	—	SCY	SETA	TRLX	EHTR	—	—
Reset ¹	0	00	0	1	11	0	—	—	1111	0	1	0	0	0
R/W	R/W													
Addr	0x10106 (OR0); 0x1010E (OR1); 0x10116 (OR2); 0x1011E (OR3); 0x10126 (OR4); 0x1012E (OR5); 0x10136 (OR6); 0x1013E (OR7); 0x10146 (OR8); 0x1014E (OR9); 0x10156 (OR10); 0x1015E (OR11)													

¹ Reset values are for OR0 only. OR1–11 are undefined at reset.

Figure 11-8. ORx —GPCM Mode

Table 11-6 describes ORx fields in GPCM mode.

Table 11-6. ORx—GPCM Mode Field Descriptions

Bits	Name	Description
0–16	AM	Address mask. Masks corresponding BRx bits. Masking address bits independently allows external devices of different size address ranges to be used. 0 Corresponding address bits are masked. 1 The corresponding address bits are used in the comparison with address pins. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. AM can be read or written at any time. Note: After system reset, OR0[AM] is 1111_1110_0000_0000_0.
17–18	—	Reserved, should be cleared.

Table 11-6. ORx—GPCM Mode Field Descriptions (continued)

Bits	Name	Description
19	BCTLD	Data buffer control disable. Disables the assertion of \overline{BCTLx} (60x bus) and \overline{LWR} (local bus) during an access to the current memory bank. See Section 11.2.7, “Data Buffer Controls (BCTLx and LWR).” 0 \overline{BCTLx} and \overline{LWR} are asserted upon an access to the current memory bank. 1 \overline{BCTLx} and \overline{LWR} are not asserted upon an access to the current memory bank.
20	CSNT	Chip-select negation time. Determines when $\overline{CS}/\overline{WE}$ are negated during an external memory write access handled by the GPCM. This helps meet address/data hold times for slow memories and peripherals. 0 $\overline{CS}/\overline{WE}$ are negated normally. 1 $\overline{CS}/\overline{WE}$ are negated a quarter of a clock earlier. (default) Note: After system reset OR0[CSNT] is set.
21–22	ACS	Address to chip select setup. Can be used when the external memory access is handled by the GPCM. It allows the delay of the \overline{CS} assertion relative to the address change. 00 \overline{CS} is output at the same time as the address lines 01 Reserved 10 \overline{CS} is output a quarter of a clock after the address lines 11 \overline{CS} is output half a clock after the address lines (default) Note: After a system reset, OR0[ACS] = 11.
23	—	Reserved, should be cleared.
24–27	SCY	Cycle length in clocks. Determines the number of wait states inserted in the cycle, when the GPCM handles the external memory access. Thus it is the main parameter for determining cycle length. The total cycle length depends on other timing attribute settings. The total memory access length is $(2 + SCY) \times \text{Clocks}$. If the user selects an external \overline{PSDVAL} response for this memory bank (by setting the SETA bit), write a non-zero values to SCY. 0000 = 0 clock cycle wait states...1111 = 15 clock cycles wait states Note: After a system reset, OR0[SCY] = 1111. Note: Refer to the note immediately following this table.
28	SETA	External access termination (\overline{PSDVAL} generation). Used to specify that when the GPCM is selected to handle the memory access initiated to this memory region, the access is terminated externally by asserting the $\overline{GT\overline{A}}$ external pin. In this case, \overline{PSDVAL} is asserted one or two clocks later, depending on the synchronization of $\overline{GT\overline{A}}$. See Section 11.5.2, “External Access Termination.” 0 \overline{PSDVAL} is generated internally by the memory controller unless $\overline{GT\overline{A}}$ is asserted earlier externally. 1 \overline{PSDVAL} is generated after external logic asserts $\overline{GT\overline{A}}$. Note: After a system reset, the OR0[SETA] is cleared.
29	TRLX	Timing relaxed. Works in conjunction with EHTR.
30	EHTR	Extended hold time on read accesses. Indicates with TRLX how many cycles are inserted between a read access from the current bank and the next write access to the same bank, or any type of access to another bank. It does not affect subsequent read accesses to the same bank. TRLX and EHTR work together and are interpreted as follows: 00 Normal timing is generated by the memory controller. No additional cycles are inserted. 01 One idle clock cycle is inserted. 10 Four idle clock cycles are inserted. (default) 11 Eight idle clock cycles are inserted.
31	—	Reserved, should be cleared.

NOTE

GPCM produces a glitch on the BSx lines when the following memory controller settings are used: SETA = 1, CSNT = 1, ACS = 01, TRLX = 1, and SCY = 0000.

During a write operation, the BSx are asserted for 3/4 of a cycle, negated for 1/4 of a cycle, and asserted again until the end of the cycle. Therefore, when the other conditions occur, it is necessary that SCY ≠ 0000.

Figure 11-9 shows ORx as it is formatted for UPM mode.

	0												15	
Field	AM...													
Reset	0000_0000_0000_0000 ¹													
R/W	R/W													
Addr	0x0x10104 (OR0); 0x0x1010C (OR1); 0x0x10114 (OR2); 0x0x1011C (OR3); 0x0x10124 (OR4); 0x0x1012C (OR5); 0x0x10134 (OR6); 0x0x1013C (OR7); 0x0x10144 (OR8); 0x0x1014C (OR9); 0x0x10154 (OR10); 0x0x1015C (OR11)													
	16	17	18	19	20	22	23	24		28	29	30	31	
Field	...AM	—	BCTLD	—	BI	—	—	—	—	—	EHTR	—	—	
Reset	0000_0000_0000_0000 ¹													
R/W	R/W													
Addr	0x10106 (OR0); 0x1010E (OR1); 0x10116 (OR2); 0x1011E (OR3); 0x10126 (OR4); 0x1012E (OR5); 0x10136 (OR6); 0x1013E (OR7); 0x10146 (OR8); 0x1014E (OR9); 0x10156 (OR10); 0x1015E (OR11)													

¹ Reset values are for OR0 only. OR1–11 are undefined at reset.

Figure 11-9. ORx—UPM Mode

Table 11-7 describes the ORx fields in UPM mode.

Table 11-7. Option Register (ORx)—UPM Mode

Bits	Name	Description
0–16	AM	Address mask. Provides masking for corresponding BRx bits. By masking address bits independently, external devices of different size address ranges can be used. Any clear bit masks the corresponding address bit. Any set bit causes the corresponding address bit to be used in the comparison with the address pins. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. AM can be read or written at any time.
17–18	—	Reserved, should be cleared.
19	BCTLD	Data buffer control disable. Disables the assertion of $\overline{\text{BCTLx}}$ (60x bus) and $\overline{\text{LWR}}$ (local bus) during an access to the current memory bank. See Section 11.2.7, “Data Buffer Controls (BCTLx and LWR).” 0 $\overline{\text{BCTLx}}$ and $\overline{\text{LWR}}$ are asserted upon an access to the current memory bank. 1 $\overline{\text{BCTLx}}$ and $\overline{\text{LWR}}$ are not asserted upon an access to the current memory bank.
20–22	—	Reserved, should be cleared.

Table 11-7. Option Register (ORx)—UPM Mode

Bits	Name	Description
23	BI	Burst inhibit. Indicates if this memory bank supports burst accesses. 0 The bank supports burst accesses 1 The bank does not support burst accesses. The UPMx executes burst accesses as series of single accesses.
24–28	—	Reserved, should be cleared.
29–30	EHTR	Extended hold time on read accesses. Indicates how many cycles are inserted between a read access from the current bank and the next access. 00 Normal timing is generated by the memory controller. No additional cycles are inserted. 01 One idle clock cycle is inserted. 10 Four idle clock cycles are inserted. 11 Eight idle clock cycles are inserted.
31	—	Reserved, should be cleared.

11.3.3 60x SDRAM Mode Register (PSDMR)

The 60x SDRAM mode register (PSDMR), shown in [Figure 11-10](#), is used to configure operations pertaining to SDRAM.

	0	1	2	4	5	7	8	11	13	14	15			
Field	PBI	RFEN	OP	SDAM	BSMA	SDA10	RFRC							
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x0x10190 (PSDMR), 0x0x10194 (LSDMR)													
	16	17	19	20	22	23	24	25	26	27	28	29	30	31
Field	RFRC	PRETOACT	ACTTORW	BL	LDOTOPRE	WRC	EAMUX	BUFCMD	CL					
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x10192 (PSDMR), 0x10196 (LSDMR)													

Figure 11-10. 60x/Local SDRAM Mode Register (PSDMR/LSDMR)

[Table 11-8](#) describes PSDMR fields. LSDMR fields are described in [Table 11-9](#).

Table 11-8. PSDMR Field Descriptions

Bits	Name	Description
0	PBI	Page-based interleaving. Selects the address multiplexing method. PBI works in conjunction with PSDMR[SDA10]. See Section 11.4.5, “Bank Interleaving.” 0 Bank-based interleaving (default at reset) 1 Page-based interleaving (recommended operation)
1	RFEN	Refresh enable. Indicates that the SDRAM needs refresh services. 0 Refresh services are not required 1 Refresh services are required Note: After system reset, RFEN is cleared. See Section 11.3.8, “60x Bus-Assigned UPM Refresh Timer (PURT),” Section 11.3.9, “Local Bus-Assigned UPM Refresh Timer (LURT),” Section 11.3.10, “60x Bus-Assigned SDRAM Refresh Timer (PSRT),” and Section 11.3.11, “Local Bus-Assigned SDRAM Refresh Timer (LSRT).”
2–4	OP	SDRAM operation. Determines which operation occurs when the SDRAM device is accessed. 000 Normal operation 001 CBR refresh, used in SDRAM initialization. 010 Self refresh (for debug purpose). 011 Mode Register write, used in SDRAM initialization. Note that if 60x-compatible mode is in effect on the 60x bus or the SDRAM port size is 8/16 or the SDRAM is connected to the BADDR lines (not needed for 64/32 port size), the bus master must supply the mode register data on the low bits of the address during the access. 100 Precharge bank (for debug purpose). 101 Precharge all banks, used in SDRAM initialization. 110 Activate bank (for debug purpose). 111 Read/write (for debug purpose).
5–7	SDAM	Address multiplex size. Determines how the address of the current memory cycle can be output on the address pins. See Section 11.4.5.2, “SDRAM Address Multiplexing (SDAM and BSMA).”
8–10	BSMA	Bank select multiplexed address line. Selects the address pins to serve as bank-select address for the 60x SDRAM. The bank select address can also be output on the BANKSEL pins (optional). See Section 11.4.5.2, “SDRAM Address Multiplexing (SDAM and BSMA).” 000 A12–A14 001 A13–A15 010 A14–A16 011 A15–A17 100 A16–A18 101 A17–A19 110 A18–A20 111 A19–A21
11–13	SDA10	“A10” control. With PSDMR[PBI], determines which address line can be output to SDA10 during an ACTIVATE command, when SDRAM is selected, to control the memory access. See Section 11.4.12.1, “SDRAM Configuration Example (Page-Based Interleaving).” For PBI = 0: For PBI = 1: 000 A12 000 A10 001 A11 001 A9 010 A10 010 A8 011 A9 011 A7 100 A8 100 A6 101 A7 101 A5 110 A6 110 A4 111 A5 111 A3

Table 11-8. PSDMR Field Descriptions (continued)

Bits	Name	Description
SDRAM Device-Specific Parameters:		
14–16	RFRC	Refresh recovery. Defines the earliest timing for an activate command after a REFRESH command. Sets the refresh recovery interval in clock cycles. See Section 11.4.6.6, “Refresh Recovery Interval (RFRC),” for how to set this field. 000 Reserved 001 3 clocks 010 4 clocks 011 5 clocks 100 6 clocks 101 7 clocks 110 8 clocks 111 16 clocks
17–19	PRETOACT	Precharge to activate interval. Defines the earliest timing for ACTIVATE or REFRESH command after a precharge command. See Section 11.4.6.1, “Precharge-to-Activate Interval.” 001 1 clock-cycle wait states 010 2 clock-cycle wait states ... 111 7 clock-cycle wait states 000 8 clock-cycle wait states
20–22	ACTTORW	Activate to read/write interval. Defines the earliest timing for READ/WRITE command after an ACTIVATE command. See Section 11.4.6.2, “Activate to Read/Write Interval.” 001 1 clock cycle 010 2 clock cycles ... 111 7 clock cycles 000 8 clock cycles
23	BL	Burst length 0 SDRAM burst length is 4. Use this value if the device port size is 64 or 16 1 SDRAM burst length is 8. Use this value if the device port size is 32 or 8
24–25	LDOTOPRE	Last data out to precharge. Defines the earliest timing for PRECHARGE command after the last data was read from the SDRAM. See Section 11.4.6.4, “Last Data Out to Precharge.” 00 0 clock cycles 01 -1 clock cycle 10 -2 clock cycles 11 Reserved Note: A value of 0b00 (0 clock cycles) gives the longest time while a value of 0b10 (-2 clock cycles) gives the least.
26–27	WRC	Write recovery time. Defines the earliest timing for PRECHARGE command after the last data was written to the SDRAM. See Section 11.4.6.5, “Last Data In to Precharge—Write Recovery.” 01 1 clock cycles 10 2 clock cycles 11 3 clock cycles 00 4 clock cycles

Table 11-8. PSDMR Field Descriptions (continued)

Bits	Name	Description
28	EAMUX	External address multiplexing enable/disable. 0 No external address multiplexing. Fastest timing. 1 The memory controller asserts SDAMUX for an extra cycle before issuing an ACTIVATE command to the SDRAM. This is useful when external address multiplexing can cause a delay on the address lines. Note that if this bit is set, ACTTORW should be a minimum of 2. In 60x-compatible mode, external address multiplexing is placed on the address lines. If the additional delay of the multiplexing endangers the device setup time, EAMUX should be set. Setting this bit causes the memory controller to add another cycle for each address phase. Note that EAMUX can also be set in any case of delays on the address lines, such as address buffers. See Section 11.4.6.7, “External Address Multiplexing Signal.”
29	BUFCMD	If external buffers are placed on the control lines going to both the SDRAM and address lines, setting BUFCMD causes all SDRAM control lines except \overline{CS} to be asserted for two cycles, instead of one. See Section 11.4.6.8, “External Address and Command Buffers (BUFCMD).” 0 Normal timing for the control lines 1 All control lines except \overline{CS} are asserted for two cycles In 60x-compatible mode, external buffers may be placed on the command strobes, except \overline{CS} , as well as the address lines. If the additional delay of the buffers endangers the device setup time, BUFCMD should be set, which causes the memory controller to add a cycle for each SDRAM command.
30–31	CL	CAS latency. Defines the timing for first read data after SDRAM samples a column address. See Section 11.4.6.3, “Column Address to First Data Out—CAS Latency.” 00 Reserved 01 1 10 2 11 3

11.3.4 Local Bus SDRAM Mode Register (LSDMR)

The LSDMR, shown in [Figure 11-10](#), has the same fields as the PSDMR. [Table 11-9](#) describes LSDMR fields.

Table 11-9. LSDMR Field Descriptions

Bits	Name	Description
0	PBI	Page-based interleaving. Selects the address multiplexing method. PBI works in conjunction with LSDMR[SDA10]. See Section 11.4.5, “Bank Interleaving.” 0 Bank-based interleaving 1 Page-based interleaving (normal operation)
1	RFEN	Refresh enable. Indicates that the SDRAM requires refresh services. 0 Refresh services are not required 1 Refresh services are required

Table 11-9. LSDMR Field Descriptions (continued)

Bits	Name	Description
2–4	OP	SDRAM operation. Selects the operation that occurs when the SDRAM device is accessed. 000 Normal operation 001 CBR refresh, used in SDRAM initialization. 010 Self refresh (for debug purpose). 011 Mode Register write, used in SDRAM initialization. 100 Precharge bank (for debug purpose). 101 Precharge all banks, used in SDRAM initialization. 110 Activate bank (for debug purpose). 111 Read/write (for debug purpose).
5–7	SDAM	Address multiplex size. Determines how the address of the current memory cycle is output on the address pins. See Section 11.4.5.2, “SDRAM Address Multiplexing (SDAM and BSMA).”
8–10	BSMA	Bank select multiplexed address line. Selects which PowerQUICC II address pins serve as bank-select address for the local bus SDRAM. See Section 11.4.5.2, “SDRAM Address Multiplexing (SDAM and BSMA).” 000 L_A14 (ORx[BPD] must be 00) 001 L_A–L_A15 (ORx[BPD] must be 00 or 01) 010 L_A14–L_A16 011 L_A15–L_A17 100 L_A16–L_A18 101 L_A17–L_A19 110 L_A18–L_A20 111 L_A19–L_A21
11–13	SDA10	“A10” control. When SDRAM is selected, with LSDMR[PBI], determines which address line is output to SDA10 during an ACTIVATE command, to control the memory access. See Section 11.4.12.1, “SDRAM Configuration Example (Page-Based Interleaving).” For PBI=0: For PBI=1: 000 A12 000 A10 001 A11 001 A9 010 A10 010 A8 011 A9 011 A7 100 A8 100 A6 101 A7 101 A5 110 A6 110 A4 111 A5 111 A3

Table 11-9. LSDMR Field Descriptions (continued)

Bits	Name	Description
SDRAM Device-Specific Parameters:		
14–16	RFRC	Refresh recovery. Defines the earliest timing for an activate command after a REFRESH command. Sets the refresh recovery interval in clock cycles. See Section 11.4.6.6, “Refresh Recovery Interval (RFRC),” for how to set this field. 000 Reserved 001 3 clocks 010 4 clocks 011 5 clocks 100 6 clocks 101 7 clocks 110 8 clocks 111 16 clocks
17–19	PRETOACT	Precharge to activate interval. Defines the earliest timing for ACTIVATE or REFRESH command after a precharge command. See Section 11.4.6.1, “Precharge-to-Activate Interval.” 001 1 clock-cycle wait states 010 2 clock-cycle wait states ... 111 7 clock-cycle wait states 000 8 clock-cycle wait states
20–22	ACTTORW	Activate to read/write interval. Defines the earliest timing for READ/WRITE command after an ACTIVATE command. See Section 11.4.6.2, “Activate to Read/Write Interval.” 001 1 clock cycle 010 2 clock cycles ... 111 7 clock cycles 000 8 clock cycles
23	BL	Burst length 0 SDRAM burst length is 4. Use this value if the device port size is 16 1 SDRAM burst length is 8. Use this value if the device port size is 32 or 8
24–25	LDOTOPRE	Last data out to precharge. Defines the earliest timing for PRECHARGE command after the last data was read from the SDRAM. See Section 11.4.6.4, “Last Data Out to Precharge.” 00 0 clock cycles 01 -1 clock cycle 10 -2 clock cycles 11 Reserved
26–27	WRC	Write recovery time. Defines the earliest timing for PRECHARGE command after the last data is written to the SDRAM. See Section 11.4.6.5, “Last Data In to Precharge—Write Recovery.” 01 1 clock cycles 10 2 clock cycles 11 3 clock cycles 00 4 clock cycles

Table 11-9. LSDMR Field Descriptions (continued)

Bits	Name	Description
28	EAMUX	External address multiplexing enable/disable. 0 No external address multiplexing. Fastest timing. 1 The memory controller asserts SDAMUX for an extra cycle before issuing an ACTIVATE command to the SDRAM. This is useful when external address multiplexing can cause a delay on the address lines. Note that if EAMUX is set, ACTTORW should be at least 2. In local bus mode, external address multiplexing is placed on the address lines. If the additional delay of the multiplexing endangers the device setup time, EAMUX should be set. Setting this bit causes the memory controller to add another cycle for each address phase. Note: EAMUX can also be set in case of address line delays, such as address buffers. See Section 11.4.6.7, “External Address Multiplexing Signal.”
29	BUFCMD	If external buffers are placed on the control lines going to both the SDRAM and address lines, setting BUFCMD causes all SDRAM control lines except \overline{CS} to be asserted for two cycles, instead of one. See Section 11.4.6.8, “External Address and Command Buffers (BUFCMD).” 0 Normal timing for the control lines 1 All control lines except \overline{CS} are asserted for two cycles In 60x-compatible mode, external buffers may be placed on the command strobes, except \overline{CS} , as well as the address lines. If the additional delay of the buffers is endangering the device setup time, BUFCMD should be set to cause the memory controller to add another cycle for each SDRAM command.
30–31	CL	CAS latency. Defines the timing for first read data after a column address is sampled by the SDRAM. See Section 11.4.6.3, “Column Address to First Data Out—CAS Latency.” 00 Reserved 01 1 clock cycle 10 2 clock cycles 11 3 clock cycles

11.3.5 Machine A/B/C Mode Registers (MxMR)

The machine *x* mode registers (MxMR), shown in [Figure 11-11](#), contain the configuration for the three UPMs.

	0	1	2	3	4	5	7	8	9	10	12	13	14	15
Field	BSEL	RFEN	OP	—	AM _x		DS _x	GOCL _x		GPL_x4DIS	RLF _x			
Reset	0000_0000_0000_0										1	00		
R/W	R/W													
Addr	0x0x10170 (MAMR); 0x0x10174 (MBMR); 0x0x10178 (MCMR)													
	16	17	18	21	22	25	26	31						
Field	RLF _x		WLF _x		TLF _x		MAD							
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x10172 (MAMR); 0x10176 (MBMR); 0x1017A (MCMR)													

Figure 11-11. Machine *x* Mode Registers (MxMR)

[Table 11-10](#) describes MxMR bits.

Table 11-10. Machine x Mode Registers (MxMR)

Bits	Name	Description
0	BSEL	<p>Bus select. Assigns banks that select UPMx to the 60x or local bus.</p> <p>0 Banks that select UPMx are assigned to the 60x bus.</p> <p>1 Banks that select UPMx are assigned to the local bus.</p> <p>Note: If refresh is required, the UPM's should be assigned as follows: UPMA: 60x bus (if 60x bus refresh needed) UPMB: Local bus (if local bus refresh required) UPMC: Any bus, as long as UPMA or UPMB is used on the relevant bus. See Section 11.6.1.2, "UPM Refresh Timer Requests."</p>
1	RFEN	<p>Refresh enable. Indicates that the UPM needs refresh services.</p> <p>0 Refresh services are not required</p> <p>1 Refresh services are required</p> <p>See Section 11.3.8, "60x Bus-Assigned UPM Refresh Timer (PURT)," Section 11.3.9, "Local Bus-Assigned UPM Refresh Timer (LURT)," Section 11.3.10, "60x Bus-Assigned SDRAM Refresh Timer (PSRT)," and Section 11.3.11, "Local Bus-Assigned SDRAM Refresh Timer (LSRT)."</p>
2–3	OP	<p>Command opcode. Determines the command executed by the UPMx when a memory access hit a UPM assigned bank.</p> <p>00 Normal operation.</p> <p>01 Write to array. On the next memory access that hits a UPM assigned bank, write the contents of the MDR into the RAM location pointed by MAD. After the access, the MAD field is automatically incremented.</p> <p>10 Read from array. On the next memory access that hits a UPM assigned bank, read the contents of the RAM location pointed by MAD into the MDR. After the access, the MAD field is automatically incremented</p> <p>11 Run pattern. On the next memory access that hits a UPM assigned bank, run the pattern written in the RAM array. The pattern run starts at the location pointed by MAD and continues until the LAST bit is set in the RAM.</p> <p>Note: RLF determines the number of times a loop is executed during a pattern run.</p>
4	—	Reserved, should be cleared.
5–7	AMx	<p>Address multiplex size. Determines how the address of the current memory cycle can be output on the address pins. The address output on the pins controlled by the contents of the UPMx RAM array. This field is useful when connecting the PowerQUICC II to DRAM devices requiring row and column addresses multiplexed on the same pins.</p> <p>See Section 11.6.4.2, "Address Multiplexing."</p>
8–9	DSx	<p>Disable timer period. Guarantees a minimum time between accesses to the same memory bank if it is controlled by the UPMx. The disable timer is turned on by the TODT in the RAM array, and when expired, the UPMx allows the machine access to handle a memory pattern to the same memory region. Accesses to a different memory region by the same UPMx will be allowed.</p> <p>00 1-cycle disable period</p> <p>01 2-cycle disable period</p> <p>10 3-cycle disable period</p> <p>11 4-cycle disable period</p> <p>Note: To avoid conflicts between successive accesses to different memory regions, the minimum pattern in the RAM array for a request serviced should not be shorter than the period established by DSx.</p>

Table 11-10. Machine x Mode Registers (MxMR) (continued)

Bits	Name	Description
10–12	G0CLx	General line 0 control. Determines which address line can be output to the GPL0 pin when the UPMx is selected to control the memory access. 000 A12 001 A11 010 A10 011 A9 100 A8 101 A7 110 A6 111 A5
13	GPL_x4DIS	GPL_A4 output line disable. Determines if the UPMWAIT/ $\overline{\text{GTA}}$ /GPL_4 pin behaves as an output line controlled by the corresponding bits in the UPMx array (GPL4x). 0 UPMWAIT/ $\overline{\text{GTA}}$ /GPL_x4 behaves as GPL_4. UPMx[G4T4/DLT3] is interpreted as G4T4. The UPMx[G4T3/WAEN] is interpreted as G4T3. 1 UPMWAIT/ $\overline{\text{GTA}}$ /GPL_x4 behaves as UPMWAIT. UPMx[G4T4/DLT3] is interpreted as DLT3. UPMx[G4T3/WAEN] is interpreted as WAEN. Note: After a system reset, GPL_x4DIS = 1.
14–17	RLFx	Read loop field. Determines the number of times a loop defined in the UPMx will be executed for a burst- or single-beat read pattern or when MxMR[OP] = 11 (RUN command) 0001 The loop is executed 1 time 0010 The loop is executed 2 times ... 1111 The loop is executed 15 times 0000 The loop is executed 16 times
18–21	WLFx	Write loop field. Determines the number of times a loop defined in the UPMx will be executed for a burst- or single-beat write pattern. 0001 The loop is executed 1 time 0010 The loop is executed 2 times ... 1111 The loop is executed 15 times 0000 The loop is executed 16 times
22–25	TLFx	Refresh loop field. Determines the number of times a loop defined in the UPMx will be executed for a refresh service pattern. 0001 The loop is executed 1 time 0010 The loop is executed 2 times ... 1111 The loop is executed 15 times 0000 The loop is executed 16 times
26–31	MAD	Machine address. RAM address pointer for the command executed. This field is incremented by 1, each time the UPM is accessed and the OP field is set to WRITE or READ.

11.3.6 Memory Data Register (MDR)

The memory data register (MDR), shown in [Figure 11-12](#), contains data written to or read from the RAM array for UPM READ or WRITE commands. MDR must be set up before issuing a write command to the UPM.



¹ Undefined at reset.

Figure 11-12. Memory Data Register (MDR)


Table 11-11 describes MDR fields.

Table 11-11. MDR Field Descriptions

Bits	Name	Description
0–31	MD	Memory data. The data to be read or written into the RAM array when a WRITE or READ command is supplied to the UPM.

11.3.7 Memory Address Register (MAR)

The memory address register (MAR) is shown in Figure 11-13.



¹ Undefined at reset.

Figure 11-13. Memory Address Register (MAR)

Table 11-12 describes MAR fields.

Table 11-12. MAR Field Description

Bits	Name	Description
0–31	A	Memory address. The memory address register can be output to the address lines under control of the AMX bits in the UPM

11.3.8 60x Bus-Assigned UPM Refresh Timer (PURT)

The 60x bus assigned UPM refresh timer register (PURT) is shown in [Figure 11-14](#).

Field	0 7	PURT
Reset		0000_0000
R/W		R/W
Addr		0x0x10198

Figure 11-14. 60x Bus-Assigned UPM Refresh Timer (PURT)

[Table 11-13](#) describes PURT fields.

Table 11-13. 60x Bus-Assigned UPM Refresh Timer (PURT)

Bits	Name	Description
0–7	PURT	<p>Refresh timer period. Determines the timer period according to the following equation:</p> $\text{TimerPeriod} = \left(\frac{(\text{PURT} + 1) \times (\text{MPTPR}[\text{PTP}] + 1)}{\text{Bus Frequency}} \right)$ <p>This timer generates a refresh request for all valid banks that selected a UPM machine assigned to the 60x bus (MxMR[BSEL] = 0) and is refresh-enabled (MxMR[RFEN] = 1). Each time the timer expires, a qualified bank generates a refresh request using the selected UPM. The qualified banks are rotating their requests.</p> <p>Example: For a 25-MHz system clock and a required service rate of 15.6 μs, given MPTPR[PTP] = 31, the PURT value should be 11 decimal. $(12 \times 32) / 25 \text{ MHz} = 15.36 \mu\text{s}$, which is less than the required service period of 15.6 μs.</p>

11.3.9 Local Bus-Assigned UPM Refresh Timer (LURT)

The local bus assigned UPM refresh timer register (LURT) is shown in [Figure 11-15](#).

Field	0 7	LURT
Reset		0000_0000
R/W		R/W
Addr		0x0x101A0

Figure 11-15. Local Bus-Assigned UPM Refresh Timer (LURT)

[Table 11-14](#) describes LURT fields.

Table 11-14. Local Bus-Assigned UPM Refresh Timer (LURT)

Bits	Name	Description
0–7	LURT	<p>Refresh timer period. Determines the timer period according to the following equation:</p> $\text{TimerPeriod} = \left(\frac{(\text{LURT} + 1) \times (\text{MPTPR}[\text{PTP}] + 1)}{\text{Bus Frequency}} \right)$ <p>This timer generates a refresh request for all valid banks that selected a UPM machine assigned to the local bus (MxMR[BSEL] = 1) and is refresh-enabled (MxMR[RFEN] = 1). Each time the timer expires, a qualified bank generates a refresh request using the selected UPM. The qualified banks are rotating their requests.</p> <p>Example: For a 25-MHz system clock and a required service rate of 15.6 μs, given MPTPR[PTP] = 31, the LURT value should be 11 decimal. $(12 \times 32) / 25 \text{ MHz} = 15.36 \mu\text{s}$, which is less than the required service period of 15.6 μs.</p>

11.3.10 60x Bus-Assigned SDRAM Refresh Timer (PSRT)

The 60x bus assigned SDRAM refresh timer register (PSRT) is shown in [Figure 11-16](#).

Field	PSRT
Reset	0000_0000
R/W	R/W
Addr	0x0x1019C

Figure 11-16. 60x Bus-Assigned SDRAM Refresh Timer (PSRT)

[Table 11-15](#) describes PSRT fields.

Table 11-15. 60x Bus-Assigned SDRAM Refresh Timer (PSRT)

Bits	Name	Description
0–7	PSRT	<p>Refresh timer period. Determines the timer period according to the following equation:</p> $\text{TimerPeriod} = \left(\frac{(\text{PSRT} + 1) \times (\text{MPTPR}[\text{PTP}] + 1)}{\text{Bus Frequency}} \right)$ <p>This timer generates refresh requests for all valid banks that selected a SDRAM machine assigned to the 60x bus and is refresh-enabled (PSDMR[RFEN] = 1). Each time the timer expires, all banks that qualify generate a bank staggering auto refresh request using the SDRAM machine. See Section 11.4.10, “SDRAM Refresh.”</p> <p>Example: For a 25-MHz system clock and a required service rate of 15.6 μs, given MPTPR[PTP] = 31, the PSRT value should be 11 decimal. $(12 \times 32) / 25 \text{ MHz} = 15.36 \mu\text{s}$, which is less than the required service period of 15.6 μs.</p>

11.3.11 Local Bus-Assigned SDRAM Refresh Timer (LSRT)

The local bus-assigned SDRAM refresh timer register (LSRT) is shown in [Figure 11-17](#).

Field	0 7
Reset	0000_0000
R/W	R/W
Addr	0x0x101A4

Figure 11-17. Local Bus-Assigned SDRAM Refresh Timer (LSRT)

Table 11-16 describes LSRT fields.

Table 11-16. LSRT Field Descriptions

Bits	Name	Description
0–7	LSRT	<p>Refresh timer period. Determines the timer period according to the following equation:</p> $\text{TimerPeriod} = \left(\frac{(\text{LSRT} + 1) \times (\text{MPTPR}[\text{PTP}] + 1)}{\text{Bus Frequency}} \right)$ <p>This timer generates refresh requests for all valid banks that selected a SDRAM machine assigned to the local bus and is refresh enabled (LSDMR[RFEN] = 1). Each time the timer expires, all banks that qualify generate a bank staggering auto refresh request using the SDRAM machine. See Section 11.4.10, “SDRAM Refresh.”</p> <p>Example: For a 25-MHz system clock and a required service rate of 15.6 μs, given MPTPR[PTP] = 31, the LSRT value should be 11 decimal. $(12 \times 32) / 25 \text{ MHz} = 15.36 \text{ μs}$, which is less than the required service period of 15.6 μs.</p>

11.3.12 Memory Refresh Timer Prescaler Register (MPTPR)

Figure 11-18 shows the memory refresh timer prescaler register (MPTPR).

Field	0 7 8 15
Reset	undefined
R/W	R/W
Addr	0x0x10184

Figure 11-18. Memory Refresh Timer Prescaler Register (MPTPR)

Table 11-17 describes MPTPR fields.

Table 11-17. MPTPR Field Descriptions

Bits	Name	Description
0–7	PTP	Refresh timers prescaler. Determines the period of the memory refresh timers input clock. It divides the <i>bus</i> clock. Prescaler clock frequency = Bus frequency / (PTP + 1).
8–15	—	Reserved, should be cleared

11.3.13 60x Bus Error Status and Control Registers (TESCRx)

These registers indicate the source of an error that caused $\overline{\text{TEA}}$ or $\overline{\text{MCP}}$ to be asserted on the 60x bus. See Section 4.3.2.10, “60x Bus Transfer Error Status and Control Register 1 (TESCR1),” and Section 4.3.2.11, “60x Bus Transfer Error Status and Control Register 2 (TESCR2).”

11.3.14 Local Bus Error Status and Control Registers (L_TESCRx)

These registers indicate the source of an error that causes $\overline{\text{TEA}}$ or $\overline{\text{MCP}}$ to be asserted on the local bus. See Section 4.3.2.12, “Local Bus Transfer Error Status and Control Register 1 (L_TESCR1),” and Section 4.3.2.13, “Local Bus Transfer Error Status and Control Register 2 (L_TESCR2).”

11.4 SDRAM Machine

The PowerQUICC II provides one SDRAM interface (machine) for the 60x bus and one for the local bus. The machines provide the necessary control functions and signals for JEDEC-compliant SDRAM devices.

Each bank can control a SDRAM device on the 60x or the local bus. Table 11-18 describes the SDRAM interface signals controlled by the memory controller.

Table 11-18. SDRAM Interface Signals

60x Bus	Local Bus	Comments
$\overline{\text{CS}}[0-11]$		Device select
PSDRAS	LSDRAS	RAS
SDCAS	LSDCAS	CAS
SDWE	LSDWE	WEN
SDA10	LSDA10	“A10” control
$\overline{\text{DQM}}[0-7]$	$\overline{\text{LDQM}}[0-3]$	Byte select

Additional controls are available in 60x-compatible mode (60x bus only):

- ALE—External address latch enable
- PSDAMUX—External address multiplexing control (asserted = row, negated = column)

Throughout this section, whenever a signal is named, the reference is to the 60x or local bus signal, according to the accessed bank’s machine-select.

Figure 11-19. shows an eight-bank, 128-Mbyte system. Each bank consists of eight 2 x 1-Mbit x 8 SDRAMs. Note that the SDRAM memory clock must operate at the same frequency as, and be phase-aligned with, the system clock.




Figure 11-19. 128-Mbyte SDRAM (Eight-Bank Configuration, Banks 1 and 8 Shown)

11.4.1 Supported SDRAM Configurations

The PowerQUICC II memory controller supports any SDRAM configuration under the restrictions that all SDRAM devices that reside on the same bus (60x or local) should have the same port size and timing parameters. For more information, refer to Application Note 2165, “MPC8260 SDRAM Support” (order number AN2165/D).

11.4.2 SDRAM Power-On Initialization

At system reset, initialization software must set up the programmable parameters in the memory controller banks registers (OR_x, BR_x, P/LSDMR). After all memory parameters are configured, system software should execute the following initialization sequence for each SDRAM device.

1. Issue a PRECHARGE-ALL-BANKS command
2. Issue eight CBR REFRESH commands

NOTE

If the SDRAM does not require eight CBR REFRESH COMMANDS, then the SDRAM requirement should be followed.

3. Issue a MODE-SET command to initialize the mode register

The initial commands are executed by setting P/LSDMR[OP] and accessing the SDRAM with a single-byte transaction. See Figure 11-10 on page 11-20.

Note that software should ensure that no memory operations begin until this process completes.

11.4.3 JEDEC-Standard SDRAM Interface Commands

The PowerQUICC II performs all accesses to SDRAM by using JEDEC-standard SDRAM interface commands. The SDRAM device samples the command and data inputs on the rising edge of the PowerQUICC II bus clock. Data at the output of the SDRAM device must be sampled on the rising edge of the PowerQUICC II bus clock.

As seen in [Table 11-19](#), the PowerQUICC II provides the following SDRAM interface commands:

Table 11-19. SDRAM Interface Commands

Command	Description
BANK-ACTIVATE	Latches the row address and initiates a memory read of that row. Row data is latched in SDRAM sense amplifiers and must be restored with a PRECHARGE command before another BANK-ACTIVATE is issued.
MODE-SET	Allows setting of SDRAM options— $\overline{\text{CAS}}$ latency, burst type, and burst length. $\overline{\text{CAS}}$ latency depends on the SDRAM device used (some SDRAMs provide CAS latency of 1, 2, or 3; some provide a latency of 1, 2, 3, or 4, etc.). Burst type must be chosen according to the 60x cache wrap (sequential). Although some SDRAMs provide burst lengths of 1, 2, 4, 8, or a page, PowerQUICC II supports only a 4-beat burst for 64-bit port size and an 8-beat burst for 32-bit port size. PowerQUICC II does not support burst lengths of 1, 2, and a page for SDRAMs. The mode register data (CAS latency, burst length, and burst type) is programmed into the P/LSDMR register by initialization software at reset. After the P/LSDMR is set, the PowerQUICC II transfers the information to the SDRAM array by issuing a MODE-SET command. Section 11.4.9, “SDRAM Mode-Set Command Timing,” gives timing information.
PRECHARGE (SINGLE BANK/ALL BANKS)	Restores data from the sense amplifiers to the appropriate row. Also initializes the sense amplifiers to prepare for reading another row in the SDRAM array. A PRECHARGE command must be issued after a read or write if the row address changes on the next access. Note that the PowerQUICC II uses the SDA10 pin to distinguish the PRECHARGE-ALL-BANKS command. The SDRAMs must be compatible with this format.
READ	Latches the column address and transfers data from the selected sense amplifier to the output buffer as determined by the column address. During each successive clock, additional data is output without additional READ commands. The amount of data transferred is determined by the burst size. At the end of the burst, the page remains open.
REFRESH	Causes a row to be read in both memory banks (JEDEC SDRAM) as determined by the refresh row address counter (similar to CBR). The refresh row address counter is internal to the SDRAM device. After being read, a row is automatically rewritten into the memory array. Both banks must be in a precharged state before executing REFRESH.
WRITE	Latches the column address and transfers data from the data signals to the selected sense amplifier as determined by the column address. During each successive clock, additional data is transferred to the sense amplifiers from the data signals without additional WRITE commands. The amount of data transferred is determined by the burst size. At the end of the burst, the page remains open.

11.4.4 Page-Mode Support and Pipeline Accesses

The SDRAM interface supports back-to-back page mode. A page remains open as long as back-to-back accesses that hit the page are generated on the bus. The page is closed once the bus becomes idle unless $\text{OR}_x[\text{PMSEL}]$ is set.

The use of SDRAM pipelining allows data phases to occur on with zero bubbles for CPM accesses and with one bubble for core accesses, as required by the 60x bus specification.

If $\text{ETM}/\text{LETM} = 1$, the use of SDRAM pipelining also allows for back-to-back data phases to occur with zero clocks of separation for CPM accesses and with one clock of separation for core accesses, as required by the 60x bus specification.

11.4.5 Bank Interleaving

The SDRAM interface supports bank interleaving. This means that if a missed page is in a different SDRAM bank than the currently open page, the SDRAM machine first issues an ACTIVATE command to the new page and later issues a DEACTIVATE command to the old page, thus eliminating the DEACTIVATE time overhead.

This procedure can be done if both pages reside on different SDRAM devices or on different internal SDRAM banks. The second option can be disabled by setting OR_x[IBID]. The user should set this bit if the BNKSEL pins are not used in 60x-compatible mode.

The following two methods are used for internal bank interleaving:

- Page-based interleaving—Page-based interleaving yields the best performance and is the preferred interleaving method. This method uses low address bits as the Bank-Select for the SDRAM, thus allowing interleaving on every page boundary. It is activated by setting xSDMR[PBI]=1. See “0xSDRAM Configuration Example (Page-Based Interleaving)”.
- Bank-based interleaving —This method uses the most-significant address bits as the bank-select for the SDRAM, thus allowing interleaving only on bank boundaries. It is activated by clearing xSDMR[PBI]. See [Section 11.4.12, “SDRAM Configuration Examples.”](#)

11.4.5.1 Using BNKSEL Signals in Single-PowerQUICC II Bus Mode

The BNKSEL signals provide the following functionality in single-PowerQUICC II bus mode

- If bank-based interleaving is used, BNKSEL signals facilitate compatibility with SDRAMs that have different numbers of row or column address lines. The address lines of the PowerQUICC II bus and the BNKSEL lines can be routed independently to the address lines and BA lines of the DIMM. Note that all SDRAMs populated on an PowerQUICC II bus must still have the same organization. This flexibility merely allows the SDRAMs to be populated as a group with larger or smaller devices as appropriate.

If BNKSEL lines were not used, the number of row and column address lines of the SDRAMs would affect which PowerQUICC II address bus lines on which the bank select signals would be driven, and would thus require that the BA signals of the SDRAMs be routed to those address lines, thus limiting flexibility.

- If BCR[EAV] is programmed, BNKSEL signals facilitate logic analysis of the system. Otherwise, the logic analyzer equipment must understand the address multiplexing scheme of the board and intelligently reconstruct the address of bus transactions.

11.4.5.2 SDRAM Address Multiplexing (SDAM and BSMA)

In single PowerQUICC II mode, the lower bits of the address bus are connected to the device’s address port, and the memory controller multiplex the row/column and the internal banks select lines, according to the PL/SDMR[SDAM] and PL/SDMR[BSMA].

Table 11-20. shows how P/LSDMR[SDAM] settings affect address multiplexing. For the effect of PL/SDMR[BSMA] see [Section 11.4.12, “SDRAM Configuration Examples.”](#)

Note that in 60x-compatible mode, the 60x address must be latched and multiplexed by glue logic that is controlled by ALE and SDAMUX, however, the user still has to configure PSDMR[SDAM].

On the local bus, only the lower 18 bits of the address are output. [Table 11-20](#) shows SDRAM address multiplexing for A0–A15.

Table 11-20. SDRAM Address Multiplexing (A0–A15)

SDAM	External Bus Address Pins	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	
000	Signal driven on external pins when address multiplexing is enabled	—	—	—	—	—	—	—	—	—	—	—	—	—	A5	A6	A7	
001		—	—	—	—	—	—	—	—	—	—	—	—	—	—	A5	A6	
010		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	A5
011		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
100		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
101		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
111		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

[Table 11-21](#) shows SDRAM address multiplexing for A16–A31.

Table 11-21. SDRAM Address Multiplexing (A16–A31)

SDAM	External Bus Address Pins	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31
000	Signal driven on external pins when address multiplexing is enabled	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23
001		A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22
010		A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21
011		A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20
100		A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19
101		—	—	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18
111		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

11.4.6 SDRAM Device-Specific Parameters

The software is responsible for setting correct values to some device-specific parameter that can be extracted from the data sheet. The values are stored in the ORx and P/LSDMR registers. These parameters include the following:

- Precharge to activate interval (P/LSDMR[PRETOACT]). See [Section 11.4.6.1, “Precharge-to-Activate Interval.”](#)
- Activate to read/write interval (P/LSDMR[ACTTORW]). See [Section 11.4.6.2, “Activate to Read/Write Interval.”](#)
- CAS latency, column address to first data out (P/LSDMR[CL]). See [Section 11.4.6.3, “Column Address to First Data Out—CAS Latency.”](#)

- Last data out to precharge (P/LSDMR[LDOTOPRE]). See Section 11.4.6.4, “Last Data Out to Precharge.”
- Write recovery, last data in to precharge (P/LSDMR[WRC]). See Section 11.4.6.5, “Last Data In to Precharge—Write Recovery.”
- Refresh recovery interval (P/LSDMR[RFRC]). See Section 11.4.6.6, “Refresh Recovery Interval (RFRC).”
- External address multiplexing present (P/LSDMR[EAMUX]). See Section 11.4.6.7, “External Address Multiplexing Signal.”
- External buffers on the control lines present (P/LSDMR[BUFCMD]). See Section 11.4.6.8, “External Address and Command Buffers (BUFCMD).”

The following sections describe the SDRAM parameters that are programmed in the P/LSDMR register.

11.4.6.1 Precharge-to-Activate Interval

As demonstrated in Figure 11-20, this parameter, controlled by P/LSDMR[PRETOACT] defines the earliest timing for activate or refresh command after a precharge command.




Figure 11-20. PRETOACT = 2 (2 Clock Cycles)

11.4.6.2 Activate to Read/Write Interval

As represented in Figure 11-21, this parameter, controlled by P/LSDMR[ACTTORW], defines the earliest timing for READ/WRITE command after an ACTIVATE command.




Figure 11-21. ACTTORW = 2 (2 Clock Cycles)

11.4.6.3 Column Address to First Data Out—CAS Latency

As seen in [Figure 11-22](#), this parameter, controlled by P/LSDMR[CL], defines the timing for first read data after a column address is sampled by the SDRAM.




Figure 11-22. CL = 2 (2 Clock Cycles)

11.4.6.4 Last Data Out to Precharge

As shown in Figure 11-23, this parameter, controlled by P/LSDMR[LDOTOPRE], defines the earliest timing for the PRECHARGE command after the last data was read from the SDRAM. It is always related to the CL parameter.




Figure 11-23. LDOTOPRE = 2 (-2 Clock Cycles)

11.4.6.5 Last Data In to Precharge—Write Recovery

As demonstrated in Figure 11-24, this parameter, controlled by P/LSDMR[WRC], defines the earliest timing for PRECHARGE command after the last data was written to the SDRAM.




Figure 11-24. WRC = 2 (2 Clock Cycles)

11.4.6.6 Refresh Recovery Interval (RFRC)

As represented in Figure 11-25, this parameter, controlled by P/LSDMR[RFRC], defines the earliest timing for an ACTIVATE command after a REFRESH command.




Figure 11-25. RFRC = 4 (6 Clock Cycles)

11.4.6.7 External Address Multiplexing Signal

In 60x-compatible mode, external address multiplexing is placed on the address lines. If the additional delay of multiplexing endangers the device setup time, P/LSDMR[EAMUX] should be set. Setting this bit causes the memory controller to add another cycle for each address phase. Figure 11-26 demonstrates the timing when EAMUX equals 1.

Note that EAMUX can also be set in any case of delays on the address lines, such as address buffers.




Figure 11-26. EAMUX = 1

11.4.6.8 External Address and Command Buffers (BUFCMD)

In 60x-compatible mode, external buffers may be placed on the command strobes, except CS, as well as the address lines. If the additional delay of the buffers is endangering the device setup time,

P/LSDMR[BUFCMD] should be set. Setting this bit causes the memory controller to add one cycle for each SDRAM command. Figure 11-27 illustrates the timing when BUFCMD equals 1.




Figure 11-27. BUFCMD = 1

11.4.7 SDRAM Interface Timing

Figure 11-28 through Figure 11-36 show SDRAM timing for various types of accesses.




Figure 11-28. SDRAM Single-Beat Read, Page Closed, CL = 3




Figure 11-29. SDRAM Single-Beat Read, Page Hit, CL = 3





Figure 11-30. SDRAM Two-Beat Burst Read, Page Closed, CL = 3



* BS—Bank select according to SDRAM organization. A10 = 1 means all banks are precharged.
CAS Latency = 3

Figure 11-31. SDRAM Four-Beat Burst Read, Page Miss, CL = 3




Figure 11-32. SDRAM Single-Beat Write, Page Hit




Figure 11-33. SDRAM Three-Beat Burst Write, Page Closed




Figure 11-34. SDRAM Read-after-Read Pipeline, Page Hit, CL = 3




Figure 11-35. SDRAM Write-after-Write Pipelined, Page Hit




Figure 11-36. SDRAM Read-after-Write Pipelined, Page Hit

11.4.8 SDRAM Read/Write Transactions


The SDRAM interface supports the following read/write transactions:

- Single-beat reads/writes up to double word size
- Bursts of two, three, or four double words

SDRAM devices perform bursts for each transaction, the burst length depends on the port size. For 64-bit port size, it is a burst of 4. For 32-bit port size, it is a burst of 8. For reads that require less than the full burst length, extraneous data in the burst is ignored. For writes that require less than the full burst length, the PowerQUICC II protects non-targeted addresses by driving \overline{DQM} high on the irrelevant cycles of the burst. However, system performance is not compromised since, if a new transaction is pending, the PowerQUICC II begins executing it immediately, effectively terminating the burst early.

11.4.9 SDRAM MODE-SET Command Timing

The PowerQUICC II transfers mode register data (CAS latency, burst length, burst type) stored in P/LSDMR to the SDRAM array by issuing the MODE-SET command. Figure 11-37 shows timing for the MODE-SET command.



*The mode data is the address value during a mode-set cycle. It is driven by the memory controller, in single PowerQUICC II mode, according to P/LSDMR[CL] register. In 60x-compatible mode, software must drive the correct value on the address lines. Figure 11-38. shows the actual value.

Figure 11-37. SDRAM MODE-SET Command Timing

Figure 11-38 shows mode data bit settings.




Figure 11-38. Mode Data Bit Settings

11.4.10 SDRAM Refresh

The memory controller supplies auto (CBR) refreshes to SDRAM according to the interval specified in PSRT or LSRT. This represents the time period required between refreshes. The value of P/LSRT depends on the specific SDRAM devices used and the operating frequency of the PowerQUICC II's bus. This value should allow for a potential collision between memory accesses and refresh cycles. The period of the refresh interval must be greater than the access time to ensure that read and write operations complete successfully.

There are two levels of refresh request priority—low and high. The low priority request is generated as soon as the refresh timer expires, this request is granted only if no other requests to the memory controller are pending. If the request is not granted (memory controller is busy) and the refresh timer expires two more times, the request becomes high priority and is served when the current memory controller operation finishes.

NOTE

There are two SDRAM refresh timers, one for 60x SDRAM machines and one for local bus SDRAM machines.

11.4.11 SDRAM Refresh Timing

The memory controller implements bank staggering for the auto refresh function. This reduces instantaneous current consumption for memory refresh operations.

Once a refresh request is granted the memory controller begins issuing auto-refresh command to each device associated with the refresh timer, in one clock intervals. After the last REFRESH command is issued, the memory controller waits for the number of clocks written in the SDRAM machine's mode register (RFRC in P/LSDMR). The timing is shown in Figure 11-39.




Figure 11-39. SDRAM Bank-Staggered CBR Refresh Timing

11.4.12 SDRAM Configuration Examples

The following sections provide SDRAM configuration examples for page- and bank-based interleaving.

11.4.12.1 SDRAM Configuration Example (Page-Based Interleaving)

Consider the following SDRAM organization:

- 64-bit port size, organized as eight 64-Mbit devices, each organized as 8M x 8bits.
- Each device has 4 internal banks, 12 rows, and 9 columns

For page-based interleaving, the address bus should be partitioned as shown in [Table 11-22](#).

Table 11-22. 60x Address Bus Partition

A[0–5]	A[6–17]	A[18–19]	A[20–28]	A[29–31]
msb of start address	Row	Bank select	Column	lsb

The following parameters can be extracted:

- PSDMR[PBI] = 1—Page-based interleaving
- OR_x[BPD] = 01—Four internal banks
- OR_x[ROWST] = 0110—Row starts at A[6]
- OR_x[NUMR] = 011—Twelve row lines

Now, from the SDRAM device point of view, during an ACTIVATE command, its address port should look like [Table 11-23](#).

Table 11-23. SDRAM Device Address Port during ACTIVATE Command

“A[0–14]”	A[15–16]	A[17–28]	A[29–31]
—	Internal bank select (A[18–19])	Row (A[6–17])	n.c.

Table 11-20 on page 11-38 indicates that to multiplex A[6–17] over A[17–28], PSDMR[SDAM] must be 011 and, because the internal bank selects are multiplexed over A[15–16], PSDMR[BSMA] must be 010 (only the lower two bank select lines are used).

When using bank-based interleaving, the internal bank-select signals that are multiplexed over the address lines should be adjacent to the row address during the ACTIVATE command (refer to [Table 11-23](#)). So, the value of PSDMR[BSMA] is selected according to the combination of PSDMR[SDAM], OR_x[ROWST], and OR_x[NUMR]. Otherwise, the output of the BNKSEL pins could be incorrect even if the device is connected to the BNKSEL pins. To ensure proper connection, note that BNKSEL0 is msb and BNKSEL2 is lsb as stated in Table 6-1.

When using page-based interleaving, the internal bank-select signals that are multiplexed over the address lines are determined only by PSDMR[BSMA] during the ACTIVATE command. The output of the BNKSEL pins are not affected by the PSDMR[BSMA] value.

During a READ/WRITE command, the address port should look like [Table 11-24](#).

Table 11-24. SDRAM Device Address Port during READ/WRITE Command

“A[0–14]”	A[15–16]	A[17]	A[18]	A[19]	A[20–28]	A[29–31]
—	Internal bank select	Don't care	AP	Don't care	Column	n.c.

Because AP alternates with A[7] of the row lines, set PSDMR[SDA10] = 011. This outputs A[7] on the SDA10 line during the ACTIVATE command and AP during READ/WRITE and CBR commands.

Table 11-25 shows the register configuration. Not shown are PSRT and MPTPR, which should be programmed according to the device refresh requirements:

Table 11-25. Register Settings (Page-Based Interleaving)

Register	Settings	
BRx	BA Base address PS00 = 64-bit port size DECC00 WP0 MS010 = SDRAM-60x bus	EEMEMC0 ATOM00 DR0 V 1
ORx	AM1111_1100_0000 LSDAM00000 BPD01 ROWST0110	NUMR011 PMSELO IBID0
PSDMR	PBI1 RFEN1 OP000 SDAM011 BSMA010 SDA10011 RFRC from device data sheet PRETOACT from device data sheet	ACTTOROW from device data sheet BL0 LDOTOPRE from device data sheet WRC from device data sheet EAMUX0 BUFCMD0 CL from device data sheet

11.4.13 SDRAM Configuration Example (Bank-Based Interleaving)

Consider the following SDRAM organization:

- Eight 64 Mbit devices, each organized as 8M x 8bits
- Each device has four internal banks, 12 rows, and 9 columns

For bank-based Interleaving, this means that the address bus should be partitioned as shown in Table 11-26..

Table 11-26. 60x Address Bus Partition

A[0–5]	A[6–7]	A[8–19]	A[20–28]	A[29–31]
msb of start address	Internal bank select	Row	Column	lsb

The following parameters can be extracted:

- PSDMR[PBI] = 0
- ORx[BPD] = 01—4 internal banks
- ORx[ROWST] = 0100—row starts at A[8]
- ORx[NUMR] = 011—there are 12 row lines

Now, from the SDRAM device point of view, during an ACTIVATE command, its address port should look like [Table 11-27](#).

Table 11-27. SDRAM Device Address Port during ACTIVATE Command

"A[0-14]"	A[15-16]	A[17-28]	A[29-31]
—	Internal bank select (A[6-7])	Row (A[8-19])	n.c.

Table 11-20. indicates that in order to multiplex A[6-19] over A[15-28] PSDMR[SDAM] must be 001 and, because the internal bank selects are multiplexed over A[15-16] PSDMR[BSMA] must be 010 (only the lower two bank select lines are used).

During a READ/WRITE command, the address port should look like [Table 11-28](#).

Table 11-28. SDRAM Device Address Port during READ/WRITE Command

"A[0-14]"	A[15-16]	A[17]	A[18]	A[19]	A[20-28]	A[29-31]
—	Internal bank select	Don't care	AP	Don't care	Column	n.c.

Because AP alternates with A[9] of the row lines, set PSDMR[SDA10] = 011. This outputs A[9] on the SDA10 line during the ACTIVATE command and AP during READ/WRITE and CBR commands.

Table 11-29. shows the register configuration. Not shown are PSRT and MPTPR, which should be programmed according to the device refresh requirements.

Table 11-29. Register Settings (Bank-Based Interleaving)

Register	Settings
BRx	BA Base address PS00 = 64-bit port size DECC00 WP0 MS010 = SDRAM-60x bus EMEMC0 ATOM00 DR0 V 1
ORx	SDAM1111_1100_0000 LSDAM00000 BPD01 ROWST010 NUMR011 PMSEL0 IBID0
PSDMR	PBI0 RFEN1 OP000 SDAM001 BSMA010 SDA10011 RFRC from device data sheet PRETOACT from device data sheet ACTTOROW from device data sheet BL0 LDOTOPRE from device data sheet WRC from device data sheet EAMUX0 BUFCMD0 CL from device data sheet

11.5 General-Purpose Chip-Select Machine (GPCM)

Users familiar with the MPC8xx memory controller should read [Section 11.5.4, "Differences between MPC8xx's GPCM and MPC82xx's GPCM,"](#) first.

The GPCM allows a glueless and flexible interface between the PowerQUICC II, SRAM, EPROM, FEPRM, ROM devices, and external peripherals. The GPCM contains two basic configuration register groups—BR_x and OR_x.

Although GPCM does not support bursting, the internal logic will split a burst into individual beats that the GPCM can support. Therefore, the flash can be cached. Note that if the PowerQUICC II is in 60x-bus compatible mode, baddr[27–31] should be used instead of a[27–31].

Table 11-30 lists the GPCM interface signals on the 60x and local bus

Table 11-30. GPCM Interfaces Signals

60x Bus	Local Bus	Comments
$\overline{CS}[0-11]$		Device select
$\overline{PWE}[0-7]$	$\overline{LWE}[0-3]$	Write enables for write cycles
\overline{POE}	\overline{LOE}	Output enable for read cycles

GPCM-controlled devices can use \overline{BCTLx} as read/write indicators. The \overline{BCTLx} signals appears as R/ \overline{W} in the timing diagrams. See Section 11.2.7, “Data Buffer Controls (BCTL_x and LWR).”

Additional control is available in 60x-compatible mode (60x bus only)—ALE—external address latch enable

In this section, the output-enable and write-enable signals are generically labeled \overline{OE} and \overline{WE} . When using the 60x bus they refer to \overline{POE} and \overline{PWE} , and for the local bus they refer to \overline{LOE} and \overline{LWE} .

Figure 11-40 shows a simple connection between a 32-bit port size SRAM device and the PowerQUICC II.




Figure 11-40. GPCM-to-SRAM Configuration

11.5.1 Timing Configuration

If BRx[MS] selects the GPCM, the attributes for the memory cycle are taken from ORx. These attributes include the CSNT, ACS[0–1], SCY[0–3], TRLX, EHTR, and SETA fields. Table 11-31 shows signal behavior and system response.

Table 11-31. GPCM Strobe Signal Behavior

Option Register Attributes				Signal Behavior			
TRLX	Access	ACS	CSNT	Address to \overline{CS} Asserted	\overline{CS} Negated to Address Change	\overline{WE} Negated to Address/Data Invalid	Total Cycles
0	Read	00	x	0	0	x	2+SCY ¹
0	Read	10	x	1/4*Clock	0	x	2+SCY
0	Read	11	x	1/2*Clock	0	x	2+SCY
0	Write	00	0	0	0	0	2+SCY
0	Write	10	0	1/4*Clock	0	0	2+SCY
0	Write	11	0	1/2*Clock	0	0	2+SCY
0	Write	00	1	0	0	-1/4*Clock	2+SCY
0	Write	10	1	1/4*Clock	-1/4*Clock	-1/4*Clock	2+SCY
0	Write	11	1	1/2*Clock	-1/4*Clock	-1/4*Clock	2+SCY
1	Read	00	x	0	0	x	2+2*SCY
1	Read	10	x	(1+1/4)*Clock	0	x	3+2*SCY
1	Read	11	x	(1+1/2)*Clock	0	x	3+2*SCY
1	Write	00	0	0	0	0	2+2*SCY
1	Write	10	0	(1+1/4)*Clock	0	0	3+2*SCY
1	Write	11	0	(1+1/2)*Clock	0	0	3+2*SCY
1	Write	00	1	0	0	-1-1/4*Clock	3+2*SCY
1	Write	10	1	(1+1/4)*Clock	-1-1/4*Clock	-1-1/4*Clock	4+2*SCY
1	Write	11	1	(1+1/2)*Clock	-1-1/4*Clock	-1-1/4*Clock	4+2*SCY

¹ SCY is the number of wait cycles from the option register.

11.5.1.1 Chip-Select Assertion Timing

From 0 to 30 wait states can be programmed for \overline{PSDVAL} generation. Byte-write enable signals (\overline{WE}) are available for each byte written to memory. Also, the output enable signal (\overline{OE}) is provided to eliminate external glue logic. The memory banks selected to work with the GPCM have unique features. On system reset, a global (boot) chip-select is available that provides a boot ROM chip-select prior to the system being fully configured. The banks selected to work with the GPCM support an option to output the \overline{CS} line at different timings with respect to the external address bus. \overline{CS} can be output in any of three configurations:

- Simultaneous with the external address

- One quarter of a clock cycle later
- One half of a clock cycle later

Note the GPCM does not negate \overline{CS} in back-to-back reads to the same device when in single PowerQUICC II bus mode or in 60x-compatible bus mode with extended transfers enabled. When in strict 60x bus mode, however, the GPCM does negate \overline{CS} in back-to-back reads. See [Section 4.3.2.1, “Bus Configuration Register \(BCR\).”](#)

[Figure 11-41](#) shows a basic connection between the PowerQUICC II and an external peripheral device. Here, \overline{CS} (the strobe output for the memory access) is connected directly to \overline{CE} of the memory device and $\overline{BCTL0}$ is connected to the respective R/\overline{W} in the peripheral device.




Figure 11-41. GPCM Peripheral Device Interface

[Figure 11-42](#) shows \overline{CS} as defined by the setup time required between the address lines and \overline{CE} . The user can configure $ORx[ACS]$ to specify \overline{CS} to meet this requirement.




Figure 11-42. GPCM Peripheral Device Basic Timing (ACS = 1x and TRLX = 0)

11.5.1.2 Chip-Select and Write Enable Deassertion Timing

[Figure 11-43](#) shows a basic connection between the PowerQUICC II and a static memory device. Here, \overline{CS} is connected directly to \overline{CE} of the memory device. The \overline{WE} signals are connected to the respective \overline{W} signal in the memory device where each \overline{WE} corresponds to a different data byte.




Figure 11-43. GPCM Memory Device Interface

As Figure 11-45 shows, the timing for \overline{CS} is the same as for the address lines. The strobes for the transaction are supplied by \overline{OE} or \overline{WE} , depending on the transaction direction (read or write). $OR_x[CSNT]$ controls the timing for the appropriate strobe negation in write cycles. When this attribute is asserted, the strobe is negated one quarter of a clock before the normal case. For example, when $ACS = 00$ and $CSNT = 1$, \overline{WE} is negated one quarter of a clock earlier, as shown in Figure 11-44.




Figure 11-44. GPCM Memory Device Basic Timing ($ACS = 00$, $CSNT = 1$, $TRLX = 0$)

When $ACS \neq 00$ and $CSNT = 1$, \overline{WE} and \overline{CS} are negated one quarter of a clock earlier, as shown in Figure 11-45.




Figure 11-45. GPCM Memory Device Basic Timing (ACS ≠ 00, CSNT = 1, TRLX = 0)

11.5.1.3 Relaxed Timing

OR_x[TRLX] is provided for memory systems that require more relaxed timing between signals. When TRLX = 1 and ACS ≠ 00, an additional cycle between the address and strobes is inserted by the PowerQUICC II memory controller. See Figure 11-46 and Figure 11-47.




Figure 11-46. GPCM Relaxed Timing Read (ACS = 1x, SCY = 1, CSNT = 0, TRLX = 1)




Figure 11-47. GPCM Relaxed-Timing Write (ACS = 1x, SCY = 0, CSNT = 0, TRLX = 1)

When TRLX and CSNT are set in a write-memory access, the strobe lines, $\overline{WE}[0-7]$ are negated one clock earlier than in the normal case. If $ACS \neq 0$, \overline{CS} is also negated one clock earlier, as shown in [Figure 11-48](#) and [Figure 11-49](#). When a bank is selected to operate with external transfer acknowledge (SETA and TRLX = 1), the memory controller does not support external devices that provide \overline{PSDVAL} to complete the transfer with zero wait states. The minimum access duration in this case is three clock cycles.




Figure 11-48. GPCM Relaxed-Timing Write (ACS = 10, SCY = 0, CSNT = 1, TRLX = 1)




Figure 11-49. GPCM Relaxed-Timing Write (ACS = 00, SCY = 0, CSNT = 1, TRLX = 1)

11.5.1.4 Output Enable (\overline{OE}) Timing

The timing of the \overline{OE} is affected only by TRLX. It always asserts and negates on the rising edge of the external bus clock. \overline{OE} always asserts on the rising clock edge after \overline{CS} is asserted, and therefore its assertion can be delayed (along with the assertion of \overline{CS}) by programming TRLX = 1. \overline{OE} deasserts on the rising clock edge coinciding with or immediately after \overline{CS} deassertion.

11.5.1.5 Programmable Wait State Configuration

The GPCM supports internal \overline{PSDVAL} generation. It allows fast accesses to external memory through an internal bus master or a maximum 17-clock access by programming $ORx[SCY]$. The internal \overline{PSDVAL} generation mode is enabled if $ORx[SETA] = 0$. If \overline{GTA} is asserted externally at least two clock cycles before the wait state counter has expired, the current memory cycle is terminated. When TRLX = 1, the number of wait states inserted by the memory controller is defined by $2 \times SCY$ or a maximum of 30 wait states.

11.5.1.6 Extended Hold Time on Read Accesses

Slow memory devices that take a long time to turn off their data bus drivers on read accesses should choose some combination of ORx[29–30] (TRLX and EHTR). Any access following a read access to the slower memory bank is delayed by the number of clock cycles specified by [Table 11-32](#).

Table 11-32. TRLX and EHTR Combinations

ORx[TRLX]	ORx[EHTR]	Number of Hold Time Clock Cycles
0	0	0
0	1	1
1	0	4
1	1	8

See [Figure 11-50](#) through [Figure 11-53](#) for timing examples.




Figure 11-50. GPCM Read Followed by Read (ORx[29–30] = 00, Fastest Timing)




Figure 11-51. GPCM Read Followed by Read (ORx[29-30] = 01)




Figure 11-52. GPCM Read Followed by Write (ORx[29-30] = 01)




Figure 11-53. GPCM Read Followed by Write (ORx[29–30] = 10)

11.5.2 External Access Termination

External access termination is supported by the GPCM using \overline{GTA} , which is synchronized and sampled internally by the PowerQUICC II. If, during a GPCM data phase (second cycle or later), the sampled signal is asserted, it is converted to \overline{PSDVAL} , which terminates the current GPCM access. \overline{GTA} should be asserted for one cycle. Note that because \overline{GTA} is synchronized, bus termination may occur three cycles after \overline{GTA} assertion, so in case of read cycle, the device still must output data as long as \overline{OE} is asserted. The user selects whether \overline{PSDVAL} is generated internally or externally (by means of \overline{GTA} assertion) by resetting/setting ORx[SETA].

Figure 11-54 shows how a GPCM access is terminated by \overline{GTA} assertion. Asserting \overline{GTA} terminates an access even if ORx[SETA] = 0 (internal \overline{PSDVAL} generation).




Figure 11-54. External Termination of GPCM Access

11.5.3 Boot Chip-Select Operation

Boot chip-select operation allows address decoding for a boot ROM before system initialization. The $\overline{CS0}$ signal is the boot chip-select output; its operation differs from the other external chip-select outputs on system reset. When the PowerQUICC II internal core begins accessing memory at system reset, $\overline{CS0}$ is asserted for every address in the boot address range, unless an internal register is accessed. The address range is configured during reset.

The boot chip-select also provides a programmable port size during system reset by using the configuration mechanism described in [Section 5.4, “Reset Configuration.”](#) The boot chip-select does not provide write protection. $\overline{CS0}$ operates this way until the first write to OR0 and it can be used as any other chip-select register once the preferred address range is loaded into BR0. After the first write to OR0, the boot chip-select can be restarted only on hardware reset. [Table 11-33](#) describes the initial values of the boot bank in the memory controller.

Table 11-33. Boot Bank Field Values after Reset

Register	Setting
BR0	BA From hard reset configuration word. See Section 5.4.1, “Hard Reset Configuration Word.” PS From hard reset configuration word. See Section 5.4.1, “Hard Reset Configuration Word.” DECC0 WP0 MS000 EMEMC From hard reset configuration word. See Section 5.4.1, “Hard Reset Configuration Word.” V 1

Table 11-33. . Boot Bank Field Values after Reset (continued)

Register	Setting
OR0	AM1111_1110_0000_0000_0 (32 MByte) BCTLD0 CSNT1 ACS11 SCY1111 SETA0 TRLX1 EHTR0

11.5.4 Differences between MPC8xx's GPCM and MPC82xx's GPCM

Users familiar with the MPC8xx GPCM should read this section first:

- External termination—In the MPC8xx the external termination connects to the external bus \overline{TA} and so must be asserted in sync with the system clock. In the PowerQUICC II, this signal is separated from the bus and named \overline{GTA} . The signal is synchronized internally and sampled. The sampled signal is used to generate \overline{TA} , which terminates the bus transaction.
- Extended hold time for reads can be up to 8 clock cycles (instead of 1 in the MPC8xx).

11.6 User-Programmable Machines (UPMs)

Users familiar with MPC8xx memory controller should first read [Section 11.6.6, “Differences between MPC8xx UPM and MPC82xx UPM.”](#) Table 11-34 lists the UPM interface signals on the 60x and local bus.

Table 11-34. UPM Interfaces Signals

60x Bus	Local Bus	Comments
$\overline{CS}[0-11]$		Device select
$\overline{PBS}[0-7]$	$\overline{LBS}[0-3]$	Byte Select
PGPL_0	LGPL_0	General-purpose line 0
PGPL_1	LGPL_1	General-purpose line 1
PGPL_2	LGPL_2	General-purpose line 2
PGPL_3	LGPL_3	General-purpose line 3
PGPL_4/UPMWAIT	LGPL_4/UPMWAIT	General-purpose line 4/UPM wait
PGPL_5	LGPL_5	General-purpose line 5

Additional control is available in 60x-compatible mode (60x bus only) using the external address latch enable (ALE). However, ALE is not a UPM-controlled signal; it toggles with chip select signals.

Note that in this section, when a signal is named, the reference is to the 60x or local bus signal, according to the bank being accessed.

The three user-programmable machines (UPMs) are flexible interfaces that connect to a wide range of memory devices. At the heart of each UPM is an internal-memory RAM array that specifies the logical

value driven on the external memory controller pins for a given clock cycle. Each word in the RAM array provides bits that allow a memory access to be controlled with a resolution of up to one quarter of the external bus clock period on the byte-select and chip-select lines. Figure 11-55 shows the basic operation of each UPM. The following events initiate a UPM cycle:

- Any internal or external device requests an external memory access to an address space mapped to a chip-select serviced by the UPM
- A UPM refresh timer expires and requests a transaction, such as a DRAM refresh
- A transfer error or reset generates an exception request




Figure 11-55. User-Programmable Machine Block Diagram

The RAM array contains 64 32-bit RAM words. The signal timing generator loads the RAM word from the RAM array to drive the general-purpose lines, byte-selects, and chip-selects. If the UPM reads a RAM word with WAEN set, the external UPMWAIT signal is sampled and synchronized by the memory controller and the current request is frozen.

When a new access to external memory is requested by any device on the 60x or local bus, the addresses of the transfer are compared to each one of the valid banks defined in the memory controller. When an address match is found in one of the memory banks, $BR_x[MS]$ selects the UPM to handle this memory access. $M_xMR[BSEL]$ assigns the UPM to the 60x or the local bus.

Note that 60x bus accesses that hit a bank allocated to the local bus are transferred to the local bus. However, local bus accesses that hit a bank allocated to the 60x bus are ignored.

11.6.1 Requests

An internal or external device's request for a memory access initiates one of the following patterns ($M_xMR[OP] = 00$):

- Read single-beat pattern (RSS)

- Read burst cycle pattern (RBS)
- Write single-beat pattern (WSS)
- Write burst cycle pattern (WBS)

These patterns are described in [Section 11.6.1.1, “Memory Access Requests.”](#)

A UPM refresh timer request pattern initiates a refresh timer pattern (PTS), as described in [Section 11.6.1.2, “UPM Refresh Timer Requests.”](#)

An exception (caused by a soft reset or the assertion of $\overline{\text{TEA}}$) occurring while another UPM pattern is running initiates an exception condition pattern (EXS).

A special pattern in the RAM array is associated with each of these cycle type. [Figure 11-56](#) shows the start addresses of these patterns in the UPM RAM, according to cycle type. RUN commands ($\text{MxMR}[\text{OP}] = 11$), however, can initiate patterns starting at any of the 64 UPM RAM words.




Figure 11-56. RAM Array Indexing

[Table 11-35](#) show the start address of each pattern.

Table 11-35. UPM Routines Start Addresses

UPM Routine	Routine Start Address
Read single-beat (RSS)	0x00
Read burst (RBS)	0x08
Write single-beat (WSS)	0x18
Write burst (WBS)	0x20
Refresh timer (PTS)	0x30
Exception condition (EXS)	0x3C

11.6.1.1 Memory Access Requests

When an internal device requests a new access to external memory, the address of transfer is compared to each valid bank defined in BR_x. The value in BR_x[MS] selects the UPM to handle the memory access. The user must ensure that the UPM is appropriately initialized before a request.

The UPM supports two types of memory reads and writes:

- A single-beat transfer transfers one operand consisting of up to double word. A single-beat cycle starts with one transfer start and ends with one transfer acknowledge.
- A burst transfer transfers four double words. For 64-bit accesses, the burst cycle starts with one transfer start but ends after four transfer acknowledges. A 32-bit device requires 8 data acknowledges; an 8-bit device requires 32. See [Section 11.2.13, “Partial Data Valid Indication \(PSDVAL\).”](#)

The PowerQUICC II defines two additional transfer sizes: bursts of two and three doublewords. These accesses are treated by the UPM as back-to-back, single-beat transfers.

11.6.1.2 UPM Refresh Timer Requests

Each UPM contains a refresh timer that can be programmed to generate refresh service requests of a particular pattern in the RAM array. [Figure 11-57](#) shows the hardware associated with memory refresh timer request generation. PURT defines the period for the timers associated with UPM_x on the 60x bus and LURT defines it on the local bus. See [Section 11.3.8, “60x Bus-Assigned UPM Refresh Timer \(PURT\),”](#) and [Section 11.3.9, “Local Bus-Assigned UPM Refresh Timer \(LURT\).”](#)




Figure 11-57. Memory Refresh Timer Request Block Diagram

All 60x bus refreshes are done using the refresh pattern of UPMA. This means that if refresh is required on the 60x bus, UPMA must be assigned to the 60x bus and MAMR[RFEN] must be set. It also means that only one refresh routine should be programmed for the 60x bus and be placed in UPMA, which serves as the 60x bus refresh executor. If refresh is not required on the 60x bus, UPMA can be assigned to any bus.

All local bus refreshes are done using the refresh pattern of UPMB. This means that if refresh is required on the local bus, UPMB must be assigned to the local bus and MBMR[RFEN] must be set. It also means that only one refresh routine should be programmed for the local bus, and be placed in UPMB, which serves as the local bus refresh executor. If refresh is not required on the local bus, UPMB can be assigned to any bus.

UPMC can be assigned to any bus; there is no need to program its refresh routine because it will use the one in UPMA or UPMB, according to the bus to which it is assigned.

11.6.1.3 Software Requests—RUN Command

Software can start a request to the UPM by issuing a RUN command to the UPM. Some memory devices have their own signal handshaking protocol to put them into special modes, such as self-refresh mode. Other memory devices require special commands to be issued on their control signals, such as for SDRAM initialization.

For these special cycles, the user creates a special RAM pattern that can be stored in any unused areas in the UPM RAM. Then the RUN command is used to run the cycle. The UPM runs the pattern beginning at the specified RAM location until it encounters a RAM word with its LAST bit set. The RUN command is issued by setting $MxMR[OP] = 11$ and accessing the UPMx memory region with a single-byte transaction.

Note that the pattern must contain exactly one assertion of \overline{PSDVAL} (UTA bit in the RAM word, described in Table 11-36.), otherwise bus timeout may occur.

11.6.1.4 Exception Requests

When the PowerQUICC II under UPM control initiates an access to a memory device, the external device may assert \overline{TEA} or \overline{SRESET} . The UPM provides a mechanism by which memory control signals can meet the timing requirements of the device without losing data. The mechanism is the exception pattern that defines how the UPM deasserts its signals in a controlled manner.

11.6.2 Programming the UPMs

The UPM is a microsequencer that requires microinstructions or RAM words to generate signal timings for different memory cycles. Follow these steps to program the UPMs:

1. Set up BRx and ORx .
2. Write patterns into the RAM array.
3. Program MPTPR and L/PURT if refresh is required.
4. Program the machine mode register ($MxMR$).

Patterns are written to the RAM array by setting $MxMR[OP] = 01$ and accessing the UPM with a single byte transaction. See Figure 11-11..

11.6.3 Clock Timing

Fields in the RAM word specify the value of the various external signals at each clock edge. The signal timing generator causes external signals to behave according to the timing specified in the current RAM word. Figure 11-58 and Figure 11-59 show the clock schemes of the UPMs in the memory controller for integer and non-integer clock ratios. The clock phases shown reflect timing windows during which generated signals can change state. If specified in the RAM, the value of the external signals can be changed after any of the positive edges of $T[1-4]$, plus a circuit delay time as specified in the *Hardware Specifications*.

NOTE

For integer clock ratios, the widths of T1/2/3/4 are equal, for a 1:2.5 clock ratio, $T1 = 4/3 * T2$ and $T3 = 4/3 * T4$, and for a 1:3.5 clock ratio, the ticks widths are $T1 = 3/2 * T2$ and $T3 = 3/2 * T4$.




Figure 11-58. Memory Controller UPM Clock Scheme for Integer Clock Ratios




Figure 11-59. Memory Controller UPM Clock Scheme for Non-Integer (2.5:1/3.5:1) Clock Ratios

The state of the external signals may change (if specified in the RAM array) at any positive edge of T1, T2, T3, or T4 (there is a propagation delay specified in the *Hardware Specifications*). Note however that only the \overline{CS} signal corresponding to the currently accessed bank is manipulated by the UPM pattern when it runs. The \overline{BS} signal assertion and negation timing is also specified for each cycle in the RAM word; which of the four \overline{BS} signals are manipulated depends on the port size of the specified bank, the external address accessed, and the value of $TSIZn$. The \overline{GPL} lines toggle as programmed for any access that initiates a particular pattern, but resolution of control is limited to T1 and T3.

Figure 11-60 shows how \overline{CSx} , $\overline{GPL1}$, and $\overline{GPL2}$ can be controlled. A word is read from the RAM that specifies on every clock cycle the logical bits CST1, CST2, CST3, CST4, G1T1, G1T3, G2T1, and G2T3. These bits indicate the electrical value for the corresponding output pins at the appropriate timing.




Figure 11-60. UPM Signals Timing Example

11.6.4 The RAM Array

The RAM array for each UPM is 64 locations deep and 32 bits wide, as shown in Figure 11-61. The signals at the bottom of Figure 11-61. are UPM outputs. The selected \overline{CS} is for the bank that matches the current address. The selected \overline{BS} is for the byte lanes read or written by the access.




Figure 11-61. RAM Array and Signal Generation

11.6.4.1 RAM Words

The RAM word, shown in Figure 11-62, is a 32-bit microinstruction stored in one of 64 locations in the RAM array. It specifies timing for external signals controlled by the UPM.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	CST1	CST2	CST3	CST4	BST1	BST2	BST3	BST4	G0L	G0H	G1T1	G1T3	G2T1	G2T3		
Reset	—															
R/W	R/W															
Addr	(MCR[MAD] indirect addressing of 1 of 64 entries)															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	G3T1	G3T3	G4T1/ DLT3	G4T3/ WAEN	G5T1	G5T3	REDO	LOOP	EXEN	AMX	NA	UTA	TODT	LAST		
Reset	—															
R/W	R/W															
Addr	(All 32 bits of the RAM word are addressed as shown in the address row above.)															

Figure 11-62. The RAM Word

Table 11-36 describes RAM word fields.

Table 11-36. RAM Word Bit Settings

Bit	Name	Description
0	CST1	Chip-select timing 1. Defines the state of \overline{CS} during clock phase 1. 0 The value of the \overline{CS} line at the rising edge of T1 will be 0 1 The value of the \overline{CS} line at the rising edge of T1 will be 1 See Section 11.6.4.1.1, “Chip-Select Signals (CxTx).”
1	CST2	Chip-select timing 2. Defines the state of \overline{CS} during clock phase 2. 0 The value of the \overline{CS} line at the rising edge of T2 will be 0 1 The value of the \overline{CS} line at the rising edge of T2 will be 1
2	CST3	Chip-select timing 3. Defines the state of \overline{CS} during clock phase 3. 0 The value of the \overline{CS} line at the rising edge of T3 will be 0 1 The value of the \overline{CS} line at the rising edge of T3 will be 1
3	CST4	Chip-select timing 4. Defines the state of \overline{CS} during clock phase 4. 0 The value of the \overline{CS} line at the rising edge of T4 will be 0 1 The value of the \overline{CS} line at the rising edge of T4 will be 1
4	BST1	Byte-select timing 1. Defines the state of \overline{BS} during clock phase 1. 0 The value of the \overline{BS} lines at the rising edge of T2 will be 0 1 The value of the \overline{BS} lines at the rising edge of T2 will be 1 The final value of the \overline{BS} lines depends on the values of BRx[PS], the TSIZ lines, and A[30–31] for the access. See Section 11.6.4.1.2, “Byte-Select Signals (BxTx).”
5	BST2	Byte-select timing 2. Defines the state of \overline{BS} during clock phase 2. 0 The value of the \overline{BS} lines at the rising edge of T2 will be 0 1 The value of the \overline{BS} lines at the rising edge of T2 will be 1 The final value of the \overline{BS} lines depends on the values of BRx[PS], TSIZx, and A[30–31] for the access.
6	BST3	Byte-select timing 3. Defines the state of \overline{BS} during clock phase 3. 0 The value of the \overline{BS} lines at the rising edge of T3 will be 0 1 The value of the \overline{BS} lines at the rising edge of T3 will be 1 The final value of the \overline{BS} lines depends on the values of BRx[PS], TSIZx, and A[30–31] for the access.
7	BST4	Byte-select timing 4. Defines the state of \overline{BS} during clock phase 4. 0 The value of the \overline{BS} lines at the rising edge of T4 will be 0 1 The value of the \overline{BS} lines at the rising edge of T4 will be 1 The final value of the \overline{BS} lines depends on the values of BRx[PS], TSIZx, and A[30–31] for the access.
8–9	G0L	General-purpose line 0 lower. Defines the state of $\overline{GPL0}$ during phases 1–2. 00 The value of $\overline{GPL0}$ at the rising edge of T1 is as defined in MxMR[G0CL] 10 The value of the $\overline{GPL0}$ line at the rising edge of T1 will be 0 11 The value of the $\overline{GPL0}$ line at the rising edge of T1 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
10–11	G0H	General-purpose line 0 higher. Defines the state of $\overline{GPL0}$ during phase 3–4. 00 The value of $\overline{GPL0}$ at the rising edge of T3 is as defined in MxMR[G0CL] 10 The value of the $\overline{GPL0}$ line at the rising edge of T3 will be 0 11 The value of the $\overline{GPL0}$ line at the rising edge of T3 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”

Table 11-36. RAM Word Bit Settings (continued)

Bit	Name	Description
12	G1T1	General-purpose line 1 timing 1. Defines the state of $\overline{\text{GPL1}}$ during phase 1–2. 0 The value of the $\overline{\text{GPL1}}$ line at the rising edge of T1 will be 0 1 The value of the $\overline{\text{GPL1}}$ line at the rising edge of T1 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
13	G1T3	General-purpose line 1 timing 3. Defines the state of $\overline{\text{GPL1}}$ during phase 3–4. 0 The value of the $\overline{\text{GPL1}}$ line at the rising edge of T3 will be 0 1 The value of the $\overline{\text{GPL1}}$ line at the rising edge of T3 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
14	G2T1	General-purpose line 2 timing 1. Defines the state of $\overline{\text{GPL2}}$ during phase 1–2. 0 The value of the $\overline{\text{GPL2}}$ line at the rising edge of T1 will be 0 1 The value of the $\overline{\text{GPL2}}$ line at the rising edge of T1 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
15	G2T3	General-purpose line 2 timing 3. Defines the state of $\overline{\text{GPL2}}$ during phase 3–4. 0 The value of the $\overline{\text{GPL2}}$ line at the rising edge of T3 will be 0 1 The value of the $\overline{\text{GPL2}}$ line at the rising edge of T3 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
16	G3T1	General-purpose line 3 timing 1. Defines the state of $\overline{\text{GPL3}}$ during phase 1–2. 0 The value of the $\overline{\text{GPL3}}$ line at the rising edge of T1 will be 0 1 The value of the $\overline{\text{GPL3}}$ line at the rising edge of T1 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
17	G3T3	General-purpose line 3 timing 3. Defines the state of $\overline{\text{GPL3}}$ during phase 3–4. 0 The value of the $\overline{\text{GPL3}}$ line at the rising edge of T3 will be 0 1 The value of the $\overline{\text{GPL3}}$ line at the rising edge of T3 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
18	G4T/ DLT2	General-purpose line 4 timing 1/delay time 2. The function is determined by MxMR[GPLx4DIS].
	G4T1	If MxMR defines $\overline{\text{UPMWAITx/GPL_x4}}$ as an output ($\overline{\text{GPL_x4}}$), this bit functions as G4T1: 0 The value of the $\overline{\text{GPL4}}$ line at the rising edge of T1 will be 0 1 The value of the $\overline{\text{GPL4}}$ line at the rising edge of T1 will be 1 See Section 11.6.4.1.3, “General-Purpose Signals (GxTx, GOx).”
	DLT3	If MxMR[GPLx4DIS] = 1, UPMWAITx is chosen and this bit functions as DLT3. 0 In the current word, indicates that the data bus should be sampled at the rising edge of T1 (if a read burst or a single read service is executed). 1 In the current word, indicates that the data bus should be sampled at the rising edge of T3 (if a read burst or a single read service is executed). For an example, see Section 11.6.4.3, “Data Valid and Data Sample Control.”
19	G4T3/ WAEN	General-purpose line 4 timing 3/wait enable. Function depends on the value of MxMR[GPLx4DIS].
	G4T3	If MxMR[GPLx4DIS] = 0, G4T3 is selected. 0 The value of the $\overline{\text{GPL4}}$ line at the rising edge of T3 will be 0 1 The value of the $\overline{\text{GPL4}}$ line at the rising edge of T3 will be 1
	WAEN	If MxMR[GPLx4DIS] = 1, WAEN is selected. See Section 11.6.4.5, “The Wait Mechanism.” 0 The UPMWAITx function is disabled. 1 A freeze in the external signal's logical value occurs if the external wait signal is detected asserted. This condition lasts until UPMWAITx is negated.

Table 11-36. RAM Word Bit Settings (continued)

Bit	Name	Description
20	G5T1	General-purpose line 5 timing 1. Defines the state of $\overline{\text{GPL5}}$ during phase 1–2. 0 The value of the $\overline{\text{GPL5}}$ line at the rising edge of T1 will be 0 1 The value of the $\overline{\text{GPL5}}$ line at the rising edge of T1 will be 1
21	G5T3	General-purpose line 5 timing 3. Defines the state of $\overline{\text{GPL5}}$ during phase 3–4. 0 The value of the $\overline{\text{GPL5}}$ line at the rising edge of T3 will be 0 1 The value of the $\overline{\text{GPL5}}$ line at the rising edge of T3 will be 1
22–23	REDO	Redo current RAM word. See “ Section 11.6.4.1.5, “Repeat Execution of Current RAM Word (REDO).” ” 00 Normal operation 01 The current RAM word is executed twice. 10 The current RAM word is executed three times. 11 The current RAM word is executed four times. Note: For Rev A.1 and forward: for any value other than 00, do not use REDO on two consecutive CPM RAM words. The second word will not execute.
24	LOOP	Loop. The first RAM word in the RAM array where LOOP is 1 is recognized as the loop start word. The next RAM word where LOOP is 1 is the loop end word. RAM words between the start and end are defined as the loop. The number of times the UPM executes this loop is defined in the corresponding loop field of the MxMR. 0 The current RAM word is not the loop start word or loop end word. 1 The current RAM word is the start or end of a loop. See Section 11.6.4.1.4, “Loop Control.”
25	EXEN	Exception enable. If an external device asserts $\overline{\text{TEA}}$ or $\overline{\text{RESET}}$, EXEN allows branching to an exception pattern at the exception start address (EXS) at a fixed address in the RAM array. When the PowerQUICC II under UPM control begins accessing a memory device, the external device may assert $\overline{\text{TEA}}$ or $\overline{\text{SRESET}}$. An exception occurs when one of these signals is asserted by an external device and the PowerQUICC II begins closing the memory cycle transfer. When one of these exceptions is recognized and EXEN in the RAM word is set, the UPM branches to the special exception start address (EXS) and begins operating as the pattern defined there specifies. See Table 11-35.. The user should provide an exception pattern to deassert signals controlled by the UPM in a controlled fashion. For DRAM control, a handler should negate $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to prevent data corruption. If EXEN = 0, exceptions are deferred and execution continues. After the UPM branches to the exception start address, it continues reading until the LAST bit is set in the RAM word. 0 The UPM continues executing the remaining RAM words. 1 The current RAM word allows a branch to the exception pattern after the current cycle if an exception condition is detected. The exception condition can be an external device asserting $\overline{\text{TEA}}$ or $\overline{\text{SRESET}}$.
26–27	AMX	Address multiplexing. Determines the source of A[0–31] at the rising edge of t1 (single-PowerQUICC II mode only). See Section 11.6.4.2, “Address Multiplexing.” 00 A[0–31] is the non-multiplexed address. For example, column address. 01 Reserved. 10 A[0–31] is the address requested by the internal master multiplexed according to MxMR[AMx]. For example, row address. 11 A[0–31] is the contents of MAR. Used for example, during SDRAM mode initialization.

Table 11-36. RAM Word Bit Settings (continued)


Bit	Name	Description
28	NA	<p>Next address. Determines when the address is incremented during a burst access.</p> <p>0 The address increment function is disabled</p> <p>1 The address is incremented in the next cycle. In conjunction with the BR_x[PS], the increment value of A[27–31] and/or BADDR[27–31] at the rising edge of T1 is as follows</p> <p>If the accessed bank has a 64-bit port size, the value is incremented by 8.</p> <p>If the accessed bank has a 32-bit port size, the value is incremented by 4.</p> <p>If the accessed bank has a 16-bit port size, the value is incremented by 2.</p> <p>If the accessed bank has an 8-bit port size, the value is incremented by 1.</p> <p>Note: The value of NA is relevant only when the UPM serves a burst-read or burst-write request. NA is reserved under other patterns.</p>
29	UTA	<p>UPM transfer acknowledge. Indicates assertion of $\overline{\text{PSDVAL}}$, sampled by the bus interface in the current cycle.</p> <p>0 $\overline{\text{PSDVAL}}$ is not asserted in the current cycle.</p> <p>1 $\overline{\text{PSDVAL}}$ is asserted in the current cycle.</p>
30	TODT	<p>Turn-on disable timer. The disable timer associated with each UPM allows a minimum time to be guaranteed between two successive accesses to the same memory bank. This feature is critical when DRAM requires a $\overline{\text{RAS}}$ precharge time. TODT, turns the timer on to prevent another UPM access to the same bank until the timer expires. The disable timer period is determined in MxMR[DS_x]. The disable timer does not affect memory accesses to different banks.</p> <p>0 The disable timer is turned off.</p> <p>1 The disable timer for the current bank is activated preventing a new access to the same bank (when controlled by the UPMs) until the disable timer expires. For example, precharge time.</p> <p>Note: TODT must be set together with LAST. Otherwise it is ignored.</p>
31	LAST	<p>Last. If this bit is set, it is the last RAM word in the program. When the LAST bit is read in a RAM word, the current UPM pattern terminates and the highest priority pending UPM request (if any) is serviced immediately in the external memory transactions. If the disable timer is activated and the next access is to the same bank, the execution of the next UPM pattern is held off for the number of clock cycles specified in MxMR[DS_x].</p> <p>0 The UPM continues executing RAM words.</p> <p>1 The service to the UPM request is done.</p>

Additional information about some of the RAM word fields is provided in the following sections.

11.6.4.1.1 Chip-Select Signals (CxTx)


If BR_x[MS] of the accessed bank selects a UPM on the currently requested cycle the UPM manipulates the $\overline{\text{CS}}$ signal for that bank with timing as specified in the UPM RAM word. The selected UPM affects only assertion and negation of the appropriate $\overline{\text{CS}}$ signal. The state of the selected $\overline{\text{CS}}$ _x signal of the corresponding bank depends on the value of each CST_n bit.

Figure 11-63 and the timing diagrams in Figure 11-60 show how UPMs control $\overline{\text{CS}}$ signals.

Figure 11-63. \overline{CS} Signal Selection

11.6.4.1.2 Byte-Select Signals (BxTx)

$BRx[MS]$ of the accessed memory bank selects a UPM on the currently requested cycle. The selected UPM affects only the assertion and negation of the appropriate \overline{BS} signal; its timing as specified in the RAM word. The \overline{BS} signals are controlled by the port size of the accessed bank, the transfer size of the transaction, and the address accessed. Figure 11-64 shows how UPMs control \overline{BS} signals.

Figure 11-64. \overline{BS} Signal Selection

The uppermost byte select ($\overline{BS0}$) indicates that D[0–7] contains valid data during a cycle. Likewise, $\overline{BS1}$ indicates that D[8–15] contains valid data, $\overline{BS2}$ indicates that D[16–23] contains valid data, and $\overline{BS3}$ indicates that D[24–31] contains valid data during a cycle, and so forth. Note that for a refresh timer request, all the \overline{BS} signals are asserted/negated by the UPM.

11.6.4.1.3 General-Purpose Signals (GxTx, GOx)

The general-purpose signals ($\overline{\text{GPL}}[1-5]$) each have two bits in the RAM word that define the logical value of the signal to be changed at the rising edge of T1 and/or at the rising edge of T3. $\overline{\text{GPL}}0$ offer enhancements beyond the other $\overline{\text{GPL}}x$ lines.

$\overline{\text{GPL}}0$ can be controlled by an address line specified in $\text{MxMR}[\text{G0CLx}]$. To use this feature, set G0H and GOL in the RAM word. For example, for a SIMM with multiple banks, this address line can be used to switch between banks.

11.6.4.1.4 Loop Control

The LOOP bit in the RAM word (bit 24) specifies the beginning and end of a set of UPM RAM words that are to be repeated. The first time LOOP = 1, the memory controller recognizes it as a loop start word and loads the memory loop counter with the corresponding contents of the loop field shown in Table 11-37.. The next RAM word for which LOOP = 1 is recognized as a loop end word. When it is reached, the loop counter is decremented by one.

Continued loop execution depends on the loop counter. If the counter is not zero, the next RAM word executed is the loop start word. Otherwise, the next RAM word executed is the one after the loop end word. Loops can be executed sequentially but cannot be nested.

Table 11-37. MxMR Loop Field Usage

Request Served	Loop Field
Read single-beat cycle	RLFx
Read burst cycle	RLFx
Write single-beat cycle	WLFx
Write burst cycle	WLFx
Refresh timer expired	TLFx
RUN command	RLFx

11.6.4.1.5 Repeat Execution of Current RAM Word (REDO)

The REDO function is useful for wait-state insertion in a long UPM routine that would otherwise need too many RAM words. Setting the REDO bits of the RAM word to a nonzero value to cause the UPM to reexecute the current RAM word up to three times, according to Table 11-36.

Special care must be taken in the following cases:

- When UTA and REDO are set together, $\overline{\text{PSDVAL}}$ is asserted the number of times specified by the REDO function.
- When LOOP and REDO are set together, the loop mechanism works as usual and the line is repeated according to the REDO function.
- LAST and REDO should not be set together.
- REDO should not be used within the exception routine.

Figure 11-79 shows an example of REDO use.

11.6.4.2 Address Multiplexing

The address lines can be controlled by the pattern the user provides in the UPM. The address multiplex bits can choose between outputting an address requested by the internal master as is and outputting it according to the multiplexing specified by the $M_xMR[AM_x]$. The last option is to output the contents of the MAR on the address pins.

Note that in 60x-compatible mode, MAR cannot be output on the 60x bus external address line.

Note that on the local bus, only the lower 18 bits of the MAR are output.

Also, note that for the UPM address multiplexing to work, if the UPM is on the 60x bus, PSDMR[PBI] needs to be zero. If the UPM is on the local bus, LSDMR[PBI] needs to be zero. This means that UPM address multiplexing does not work when the SDRAM controller is on the same bus and PBI is set to one.

Table 11-38 shows how $M_xMR[AM_x]$ settings affect address multiplexing.

Table 11-38. UPM Address Multiplexing

AM _x	External Bus Address Pin	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31
000	Signal Driven on External Pin when Address Multiplexing is Enabled	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23
001		A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22
010		A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21
011		A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20
100		—	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19
101		—	—	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18

See Section 11.6.5, “UPM DRAM Configuration Example,” for more details.

11.6.4.3 Data Valid and Data Sample Control

When a read access is handled by the UPM and the UTA bit is 1, the value of the DLT3 bit in the same RAM word indicates when the data input is sampled by the internal bus master, assuming that $M_xMR[GPL_x4DIS] = 1$.

- If G4T4/DLT3 functions as DLT3 and DLT3 = 1 in the RAM word, data is latched on the falling edge of CLKIN instead of the rising edge. The data is sampled by the internal master on the next rising edge as is required by the PowerQUICC II bus operation spec. This feature lets the user speed up the memory interface by latching data 1/2 clock early, which can be useful during burst reads. This feature should be used only in systems without external synchronous bus devices.
- If G4T4/DLT3 functions as G4T4, data is latched on the rising edge of CLKIN, as is normal in PowerQUICC II bus operation.

Figure 11-65 shows data sampling that is controlled by the UPM.




Figure 11-65. UPM Read Access Data Sampling

11.6.4.4 Signals Negation

When the LAST bit is read in a RAM word, the current UPM pattern terminates. On the next cycle all the UPM signals are negated unconditionally (driven to logic '1').

This negation will not occur only if there is a back-to-back UPM request pending. In this case the signals value on the cycle following the LAST bit, will be taken from the first line of the pending UPM routine.

11.6.4.5 The Wait Mechanism

The WAEN bit in the RAM array word, shown in Table 11-36., can be used to enable the UPM wait mechanism in selected UPM RAM words. Note that the WAEN bit needs to be set in two consecutive UPM words to get the desired operation.

If the UPM reads a RAM word with the WAEN bit set, the external UPMWAIT signal is sampled by the memory controller in the following cycle and the request is frozen. The UPMWAIT signal is sampled at the rising edge of CLKIN. If UPMWAIT is asserted and WAEN = 1 in the previous UPM word, the UPM is frozen until UPMWAIT is negated. The value of the external pins driven by the UPM remains as indicated in the previous word read by the UPM. When UPMWAIT is negated, the UPM continues its normal functions. Note that during the wait cycles, the UPM negates PSDVAL.

Figure 11-66 shows how the WAEN bit in the word read by the UPM and the UPMWAIT signal are used to hold the UPM in a particular state until UPMWAIT is negated. As the example in Figure 11-66 shows, the \overline{CSx} and \overline{GPLI} states (C12 and F) and the WAEN value (C) are frozen until UPMWAIT is recognized as deasserted. WAEN is typically set before the line that contain UTA = 1.




Figure 11-66. Wait Mechanism Timing for Internal and External Synchronous Masters

11.6.4.6 Extended Hold Time on Read Accesses

Slow memory devices that take a long time to turn off their data bus drivers on read accesses should choose some combination of $ORx[EHTR]$. Accesses after a read access to the slower memory bank is delayed by the number of clock cycles specified by Table 11-32. The information in Section 11.5.1.6, “Extended Hold Time on Read Accesses,” provides additional information.

11.6.5 UPM DRAM Configuration Example

Consider the following DRAM organization:

- Eight 64Mbit devices, each organized as 8M x 8bits
- Each device has 12 row lines and 9 column lines.

This means that the address bus should be partitioned as shown in [Table 11-39](#).

Table 11-39. 60x Address Bus Partition

A[0–7]	A[8–19]	A[20–28]	A[29–31]
msb of start address	Row	Column	lsb

From the device perspective, during $\overline{\text{RAS}}$ assertion, its address port should look like [Table 11-40](#):

Table 11-40. DRAM Device Address Port during an ACTIVATE command

“A[0–16]”	A[17–28]	A[29–31]
—	Row (A[8–19])	n.c.

[Table 11-38](#) indicates that to multiplex A[8–19] over A[17–28], choose $\text{AM}_x = 001$.

[Table 11-41](#) shows the register configuration. Not shown are PURT and MPTPR, which should be programmed according to the device refresh requirements.

Table 11-41. Register Settings

Register	Settings
BRx	BA msb of base address PS 00 = 64-bit port size DECC00 WP0 MS 100 = UPMA EMEMC0 ATOM00 DR 0 V 1
ORx	AM1111_1111_0000_0000_0 = 16 Mbyte BI 0 EHTR0
MxMR	BSEL0 = 60x bus RFEN1 OP 00 AM001 DSAs needed GOCLAN/A GPL_A4DIS0 RLFAAs needed WLFAAs needed TLFAAs needed MADN/A

11.6.6 Differences between MPC8xx UPM and MPC82xx UPM

Users familiar with the MPC8xx UPM should read this section first.

Below is a list of the major differences between the MPC8xx devices and the MPC82xx:

- First cycle timing transferred to the UPM array—In the MPC8xx’s UPM, the first cycle value of some of the signals is determined from $\text{OR}_x[\text{SAM}, \text{G5LA}, \text{G5LS}]$. This is eliminated in the PowerQUICC II. All signals are controlled only by the pattern written to the array.
- Timing of GPL[0–5]—In the MPC8xx’s UPM, the GPL lines could change on the positive edge of T2 or T3. In the PowerQUICC II these signals can change in the positive edge of T1 or T3 to allow connection to high-speed synchronous devices such as burst SRAM.
- UPM controlled signals negated at end of an access—In the MPC8xx’s UPM, if the user did not negate the UPM signals at end of an access, those signals kept their previous value. In the PowerQUICC II, all UPM signals are negated ($\overline{\text{CS}}, \overline{\text{BS}}, \text{GPL}[0:4]$ driven to logic 1 and GPL5 driven

to logic 0) at the end of that cycle, unless there is a back-to-back UPM cycle pending. In many cases this allows the UPM routine to finish one cycle earlier because it is now possible and desired to assert both UTA and LAST.

- MCR is eliminated—In the PowerQUICC II, MCR is eliminated. The function of RAM read/write and RUN is done via the MxMR.
- UTA polarity is reversed—In the PowerQUICC II, UTA is active-high.
- The disable timer control (TODT) and LAST bit in the RAM array word must be set together, otherwise TODT is ignored.
- Refresh timer value is in a separate register—In the PowerQUICC II, the refresh timer value has moved to two registers, PURT and LURT, which can serve multiple UPMs.
- Refresh on the 60x bus must be done in UPMA; on the local bus, it must be done in UPMB.
- New feature: Repeated execution of the current RAM word (REDO).
- Extended hold time on reads can be up to 8 clock cycles instead of 1 in the MPC8xx.
- Each UPM on the MPC8xx has a wait signal. On the PowerQUICC II, the three UPMs share two wait signals (PUPMWAIT and LUPMWAIT).

11.7 Memory System Interface Example Using UPM

Connecting the PowerQUICC II to a DRAM device requires a detailed examination of the timing diagrams representing the possible memory cycles that must be performed when accessing this device. This section provides timing diagrams for various UPM configurations.





Figure 11-67. DRAM Interface Connection to the 60x Bus (64-Bit Port Size)

After timings are created, programming the UPM continues with translating these timings into tables representing the RAM array contents for each possible cycle. When a table is completed, the global parameters of the UPM must be defined for handling the disable timer (precharge) and the refresh timer relative to [Figure 11-67](#). [Table 11-42](#) shows settings of different fields.

Table 11-42. UPMs Attributes Example


Explanation	Field	Value
Machine select UPMA	BR _x [MS]	0b100
Port size 64-bit	BR _x [PS]	0b00
No write protect (R/W)	BR _x [WP]	0b0
Refresh timer value (1024 refresh cycles)	PURT[PURT]	0x0C
Refresh timer enable	M _x MR[RFEN]	0b1
Address multiplex size	M _x MR[AM _x]	0b010
Disable timer period	M _x MR[DS _x]	0b01
Select between GPL4 and UPMWAIT = GPL4 data sample at clock rising edge	M _x MR[GPL_x4DIS]	0b0
Burst inhibit device	OR _x [BI]	0b0

The OR and BR of the specific bank must be initialized according to the address mapping of the DRAM device used. The MS field should indicate the specific UPM selected to handle the cycle. The RAM array of the UPM can then be written through use of the M_xMR[OP] = 11. [Figure 11-56](#) shows the first locations addressed by the UPM, according to the different services required by the DRAM.




cst1	0	0	0		Bit 0
cst2	0	0	0		Bit 1
cst3	0	0	0		Bit 2
cst4	0	0	0		Bit 3
bst1	1	1	0		Bit 4
bst2	1	0	0		Bit 5
bst3	1	0	0		Bit 6
bst4	1	0	0		Bit 7
g0l0					Bit 8
g0l1					Bit 9
g0h0					Bit 10
g0h1					Bit 11
g1t1					Bit 12
g1t3					Bit 13
g2t1					Bit 14
g2t3					Bit 15
g3t1					Bit 16
g3t3					Bit 17
g4t1					Bit 18
g4t3					Bit 19
g5t1					Bit 20
g5t3					Bit 21
redo[0]					Bit 22
redo[1]					Bit 23
loop	0	0	0		Bit 24
exen	0	0	0		Bit 25
amx0	1	0	0		Bit 26
amx1	0	0	0		Bit 27
na	0	0	0		Bit 28
uta	0	0	1		Bit 29
todt	0	0	1		Bit 30
last	0	0	1		Bit 31
	RSS	RSS+1	RSS+2		

Figure 11-68. Single-Beat Read Access to FPM DRAM




cst1	0	0	0		Bit 0
cst2	0	0	0		Bit 1
cst3	0	0	0		Bit 2
cst4	0	0	1		Bit 3
bst1	1	1	0		Bit 4
bst2	1	1	0		Bit 5
bst3	1	0	0		Bit 6
bst4	1	0	1		Bit 7
g0l0					Bit 8
g0l1					Bit 9
g0h0					Bit 10
g0h1					Bit 11
g1t1					Bit 12
g1t3					Bit 13
g2t1					Bit 14
g2t3					Bit 15
g3t1					Bit 16
g3t3					Bit 17
g4t1					Bit 18
g4t3					Bit 19
g5t1					Bit 20
g5t3					Bit 21
redo[0]					Bit 22
redo[1]					Bit 23
loop	0	0	0		Bit 24
exen	0	0	0		Bit 25
amx0	1	0	0		Bit 26
amx1	0	0	0		Bit 27
na	0	0	0		Bit 28
uta	0	0	1		Bit 29
todt	0	0	1		Bit 30
last	0	0	1		Bit 31
	WSS	WSS+1	WSS+2		

Figure 11-69. Single-Beat Write Access to FPM DRAM



cst1	0	0	0	0	0	0	0	0	0	0	Bit 0
cst2	0	0	0	0	0	0	0	0	0	0	Bit 1
cst3	0	0	0	0	0	0	0	0	0	0	Bit 2
cst4	0	0	0	0	0	0	0	0	0	1	Bit 3
bst1	1	1	0	1	0	1	0	1	0	0	Bit 4
bst2	1	1	0	1	0	1	0	1	0	0	Bit 5
bst3	1	1	0	1	0	1	0	1	0	0	Bit 6
bst4	1	0	0	0	0	0	0	0	0	0	Bit 7
g0l0											Bit 8
g0l1											Bit 9
g0h0											Bit 10
g0h1											Bit 11
g1t1											Bit 12
g1t3											Bit 13
g2t1											Bit 14
g2t3											Bit 15
g3t1											Bit 16
g3t3											Bit 17
g4t1											Bit 18
g4t3											Bit 19
g5t1											Bit 20
g5t3											Bit 21
redo[0]											Bit 22
redo[1]											Bit 23
loop	0	0	0	0	0	0	0	0	0	0	Bit 24
exen	0	0	1	0	1	0	1	0	0	0	Bit 25
amx0	1	0	0	0	0	0	0	0	0	0	Bit 26
amx1	0	0	0	0	0	0	0	0	0	0	Bit 27
na	0	0	1	0	1	0	1	0	0	0	Bit 28
uta	0	0	1	0	1	0	1	0	1	1	Bit 29
todt	0	0	0	0	0	0	0	0	1	1	Bit 30
last	0	0	0	0	0	0	0	0	0	1	Bit 31
	RBS	RBS+1	RBS+2	RBS+3	RBS+4	RBS+5	RBS+6	RBS+7	RBS+8		


Figure 11-70. Burst Read Access to FPM DRAM (No LOOP)



Memory Controller


cst1	0	0	0				Bit 0
cst2	0	0	0				Bit 1
cst3	0	0	0				Bit 2
cst4	0	0	0				Bit 3
bst1	1	1	0				Bit 4
bst2	1	1	0				Bit 5
bst3	1	1	0				Bit 6
bst4	1	0	0				Bit 7
g0l0							Bit 8
g0l1							Bit 9
g0h0							Bit 10
g0h1							Bit 11
g1t1							Bit 12
g1t3							Bit 13
g2t1							Bit 14
g2t3							Bit 15
g3t1							Bit 16
g3t3							Bit 17
g4t1							Bit 18
g4t3							Bit 19
g5t1							Bit 20
g5t3							Bit 21
redo[0]							Bit 22
redo[1]							Bit 23
loop	0	1	1				Bit 24
exen	0	0	1				Bit 25
amx0	1	0	0				Bit 26
amx1	0	0	0				Bit 27
na	0	0	1				Bit 28
uta	0	0	1				Bit 29
todt	0	0	1				Bit 30
last	0	0	1				Bit 31
	RBS	RBS+1	RBS+2	RBS+3	RBS+4		

Figure 11-71. Burst Read Access to FPM DRAM (LOOP)



cst1	0	0	0	0	0	0	0	0	0	0	Bit 0
cst2	0	0	0	0	0	0	0	0	0	0	Bit 1
cst3	0	0	0	0	0	0	0	0	0	0	Bit 2
cst4	0	0	0	0	0	0	0	0	0	1	Bit 3
bst1	1	1	0	1	0	1	0	1	0		Bit 4
bst2	1	0	0	0	0	0	0	0	0		Bit 5
bst3	1	0	1	0	1	0	1	0	1		Bit 6
bst4	1	0	1	0	1	0	1	0	1		Bit 7
g0l0											Bit 8
g0l1											Bit 9
g0h0											Bit 10
g0h1											Bit 11
g1t1											Bit 12
g1t3											Bit 13
g2t1											Bit 14
g2t3											Bit 15
g3t1											Bit 16
g3t3											Bit 17
g4t1											Bit 18
g4t3											Bit 19
g5t1											Bit 20
g5t3											Bit 21
redo[0]											Bit 22
redo[1]											Bit 23
loop	0	0	0	0	0	0	0	0	0		Bit 24
exen	0	0	1	0	1	0	1	0	0		Bit 25
amx0	1	0	0	0	0	0	0	0	0		Bit 26
amx1	0	0	0	0	0	0	0	0	0		Bit 27
na	0	0	1	0	1	0	1	0	0		Bit 28
uta	0	0	1	0	1	0	1	0	1		Bit 29
todt	0	0	0	0	0	0	0	0	1		Bit 30
last	0	0	0	0	0	0	0	0	1		Bit 31
	WBS	WBS+1	WBS+2	WBS+3	WBS+4	WBS+5	WBS+6	WBS+7	WBS+8		


Figure 11-72. Burst Write Access to FPM DRAM (No LOOP)



Memory Controller

cst1	1	0	0		Bit 0
cst2	1	0	0		Bit 1
cst3	1	0	1		Bit 2
cst4	1	0	1		Bit 3
bst1	1	0	0		Bit 4
bst2	0	0	0		Bit 5
bst3	0	0	1		Bit 6
bst4	0	0	1		Bit 7
g0l0					Bit 8
g0l1					Bit 9
g0h0					Bit 10
g0h1					Bit 11
g1t1					Bit 12
g1t3					Bit 13
g2t1					Bit 14
g2t3					Bit 15
g3t1					Bit 16
g3t3					Bit 17
g4t1					Bit 18
g4t3					Bit 19
g5t1					Bit 20
g5t3					Bit 21
redo[0]					Bit 22
redo[1]					Bit 23
loop	0	0	0		Bit 24
exen	0	0	0		Bit 25
amx0	0	0	0		Bit 26
amx1	0	0	0		Bit 27
na	0	0	0		Bit 28
uta	0	0	0		Bit 29
todt	0	0	1		Bit 30
last	0	0	1		Bit 31
	PTS	PTS+1	PTS+2		

Figure 11-73. Refresh Cycle (CBR) to FPM DRAM



cst1	1		Bit 0
cst2	1		Bit 1
cst3	1		Bit 2
cst4	1		Bit 3
bst1	1		Bit 4
bst2	1		Bit 5
bst3	1		Bit 6
bst4	1		Bit 7
g0l0			Bit 8
g0l1			Bit 9
g0h0			Bit 10
g0h1			Bit 11
g1t1			Bit 12
g1t3			Bit 13
g2t1			Bit 14
g2t3			Bit 15
g3t1			Bit 16
g3t3			Bit 17
g4t1			Bit 18
g4t3			Bit 19
g5t1			Bit 20
g5t3			Bit 21
redo[0]			Bit 22
redo[1]			Bit 23
loop	0		Bit 24
exen	0		Bit 25
amx0	0		Bit 26
amx1	0		Bit 27
na	0		Bit 28
uta	0		Bit 29
todt	1		Bit 30
last	1		Bit 31
	EXS		


Figure 11-74. Exception Cycle

- If $\overline{\text{GPL}_4}$ is not used as an output, the performance for a page read access can be improved by setting $\text{MxMR}[\text{GPL}_x4\text{DIS}]$. The following example shows how the burst read access to FPM DRAM (no LOOP) can be modified using this feature. In this case the configuration registers are defined in the following way.

Table 11-43. UPMs Attributes Example

Explanation	Field	Value
Machine select UPMA	$\text{BR}_x[\text{MS}]$	0b100
Port size 64-bit	$\text{BR}_x[\text{PS}]$	0b00
No write protect (R/W)	$\text{BR}_x[\text{WP}]$	0b0
Refresh timer value (1024 refresh cycles)	$\text{PURT}[\text{PURT}]$	0x0C
Refresh timer enable	$\text{MxMR}[\text{RFEN}]$	0b1
Address multiplex size	$\text{MxMR}[\text{AM}_x]$	0b010
Disable timer period	$\text{MxMR}[\text{DS}_x]$	0b01
Select between GPL4 and UPMWAIT = UPMWAIT, data sampled at clock negative edge	$\text{MxMR}[\text{GPL}_x4\text{DIS}]$	0b1
Burst inhibit device	$\text{OR}_x[\text{BI}]$	0b0

The timing diagram in [Figure 11-75](#) shows how the burst-read access shown in [Figure 11-70](#) can be reduced.



cst1	0	0	0	0	0		Bit 0
cst2	0	0	0	0	0		Bit 1
cst3	0	0	0	0	1		Bit 2
cst4	0	0	0	0	1		Bit 3
bst1	1	0	0	0	0		Bit 4
bst2	1	0	0	0	0		Bit 5
bst3	1	1	1	1	1		Bit 6
bst4	1	1	1	1	1		Bit 7
g0l0							Bit 8
g0l1							Bit 9
g0h0							Bit 10
g0h1							Bit 11
g1t1							Bit 12
g1t3							Bit 13
g2t1							Bit 14
g2t3							Bit 15
g3t1							Bit 16
g3t3							Bit 17
g4t1 -> DLT3	1	1	1	1	1		Bit 18
g4t3	0	0	0	0	0		Bit 19
g5t1							Bit 20
g5t3							Bit 21
redo[0]							Bit 22
redo[1]							Bit 23
loop	0	0	0	0	0		Bit 24
exen	0	0	0	0	0		Bit 25
amx0	1	0	0	0	0		Bit 26
amx1	0	0	0	0	0		Bit 27
na	0	1	1	1	0		Bit 28
uta	0	1	1	1	1		Bit 29
todt	0	0	0	0	1		Bit 30
last	0	0	0	0	1		Bit 31
	RBS	RBS+1	RBS+2	RBS+3	RBS+4	RBS+5	

Figure 11-75. FPM DRAM Burst Read Access (Data Sampling on Falling Edge of CLKIN)

11.7.0.1 EDO Interface Example

Figure 11-76 shows a memory connection to extended data-out type devices. For this connection, $\overline{\text{GPLT}}$ is connected to the memory device's $\overline{\text{OE}}$ pins.




Figure 11-76. PowerQUICC II/EDO Interface Connection to the 60x Bus

Table 11-44 shows the programming of the register field for supporting the configuration shown in Figure 11-76. The example assumes a CLKIN frequency of 66 MHz and that the device needs a 1,024-cycle refresh every 10 μs .


Table 11-44. EDO Connection Field Value Example

Explanation	Field	Value
Machine select UPMA	BR x [MS]	0b100
Port size 64-bit	BR x [PS]	0b00
No write protect (R/W)	BR x [WP]	0b0
Refresh timer prescaler	MPTPR	0x04
Refresh timer value (1024 refresh cycles)	PURT[PURT]	0x07
Refresh timer enable	M x MR[RFEN]	0b1
Address multiplex size	M x MR[AM x]	0b001

Table 11-44. EDO Connection Field Value Example (continued)


Explanation	Field	Value
Disable timer period	MxMR[DSx]	0b10
Burst inhibit device	ORx[BI]	0b0

Memory Controller




cst1	0	0	0	0	0		Bit 0
cst2	0	0	0	0	0		Bit 1
cst3	0	0	0	0	1		Bit 2
cst4	0	0	0	0	1		Bit 3
bst1	1	1	0	0	0		Bit 4
bst2	1	0	0	0	0		Bit 5
bst3	1	0	0	0	1		Bit 6
bst4	1	0	0	0	1		Bit 7
g0l0							Bit 8
g0l1							Bit 9
g0h0							Bit 10
g0h1							Bit 11
g1l1	0	0	0	0	0		Bit 12
g1t3	0	0	0	0	1		Bit 13
g2t1							Bit 14
g2t3							Bit 15
g3t1							Bit 16
g3t3							Bit 17
g4t1							Bit 18
g4t3							Bit 19
g5t1							Bit 20
g5t3							Bit 21
redo[0]							Bit 22
redo[1]							Bit 23
loop	0	0	0	0	0		Bit 24
exen	0	0	0	0	0		Bit 25
amx0	1	0	0	0	0		Bit 26
amx1	0	0	0	0	0		Bit 27
na	0	0	0	0	0		Bit 28
uta	0	0	0	0	1		Bit 29
todt	0	0	0	0	1		Bit 30
last	0	0	0	0	1		Bit 31
	RSS	RSS+1	RSS+2	RSS+3	RSS+4		

Figure 11-77. Single-Beat Read Access to EDO DRAM




cst1	0	0	0	1		Bit 0
cst2	0	0	0	1		Bit 1
cst3	0	0	1	1		Bit 2
cst4	0	0	1	1		Bit 3
bst1	1	1	0	0		Bit 4
bst2	1	0	0	0		Bit 5
bst3	1	0	0	0		Bit 6
bst4	1	0	0	1		Bit 7
g0l0						Bit 8
g0l1						Bit 9
g0h0						Bit 10
g0h1						Bit 11
g1t1	1	1	1	1		Bit 12
g1t3	1	1	1	1		Bit 13
g2t1						Bit 14
g2t3						Bit 15
g3t1						Bit 16
g3t3						Bit 17
g4t1						Bit 18
g4t3						Bit 19
g5t1						Bit 20
g5t3						Bit 21
redo[0]						Bit 22
redo[1]						Bit 23
loop	0	0	0	0		Bit 24
exen	0	0	0	0		Bit 25
amx0	1	0	0	0		Bit 26
amx1	0	0	0	0		Bit 27
na	0	0	0	0		Bit 28
uta	0	0	0	1		Bit 29
todt	0	0	0	1		Bit 30
last	0	0	0	1		Bit 31
	WSS	WSS+1	WSS+2	WSS+3		

Figure 11-78. Single-Beat Write Access to EDO DRAM




cst1	0	0	0				0	Bit 0
cst2	0	0	0				0	Bit 1
cst3	0	0	0				1	Bit 2
cst4	0	0	0				1	Bit 3
bst1	1	1	0				0	Bit 4
bst2	1	0	0				0	Bit 5
bst3	1	0	0				1	Bit 6
bst4	1	0	0				1	Bit 7
g0l0								Bit 8
g0l1								Bit 9
g0h0								Bit 10
g0h1								Bit 11
g1t1	1	1	1				1	Bit 12
g1t3	1	1	1				1	Bit 13
g2t1								Bit 14
g2t3								Bit 15
g3t1								Bit 16
g3t3								Bit 17
g4t1								Bit 18
g4t3								Bit 19
g5t1								Bit 20
g5t3								Bit 21
redo[0]	0	0	1				0	Bit 22
redo[1]	0	0	1				0	Bit 23
loop	0	0	0				0	Bit 24
exen	0	0	0				0	Bit 25
amx0	1	0	0				0	Bit 26
amx1	0	0	0				0	Bit 27
na	0	0	0				0	Bit 28
uta	0	0	0				1	Bit 29
todt	0	0	0				1	Bit 30
last	0	0	0				1	Bit 31
	WSS	WSS+1	WSS+2	REDO1	REDO2	REDO3	WSS+3	

Figure 11-79. Single-Beat Write Access to EDO DRAM Using REDO to Insert Three Wait States




cst1	0	0	0	0	0	0	0	0	0	0	0	0	Bit 0
cst2	0	0	0	0	0	0	0	0	0	0	0	0	Bit 1
cst3	0	0	0	0	0	0	0	0	0	0	0	0	Bit 2
cst4	0	0	0	0	0	0	0	0	0	0	0	1	Bit 3
bst1	1	1	0	0	1	0	1	0	1	0	1	1	Bit 4
bst2	1	1	0	0	1	0	1	0	1	0	1	1	Bit 5
bst3	1	1	0	1	1	0	1	0	1	0	1	1	Bit 6
bst4	1	0	0	1	1	0	1	0	1	0	1	1	Bit 7
g0i0													Bit 8
g0i1													Bit 9
g0h0													Bit 10
g0h1													Bit 11
g1i1	0	0	0	0	0	0	0	0	0	0	0	0	Bit 12
g1i3	0	0	0	0	0	0	0	0	0	0	0	1	Bit 13
g2i1													Bit 14
g2i3													Bit 15
g3i1													Bit 16
g3i3													Bit 17
g4i1													Bit 18
g4i3													Bit 19
g5i1													Bit 20
g5i3													Bit 21
redo[0]													Bit 22
redo[1]													Bit 23
loop	0	0	0	0	0	0	0	0	0	0	0	0	Bit 24
exen	0	0	0	1	0	1	0	1	0	0	0	0	Bit 25
amx0	1	0	0	0	0	0	0	0	0	0	0	0	Bit 26
amx1	0	0	0	0	0	0	0	0	0	0	0	0	Bit 27
na	0	0	1	0	0	1	0	1	0	0	0	0	Bit 28
uta	0	0	0	0	1	0	1	0	1	0	1	1	Bit 29
todt	0	0	0	0	0	0	0	0	0	0	0	1	Bit 30
last	0	0	0	0	0	0	0	0	0	0	0	1	Bit 31
	RBS	RBS+1	RBS+2	RBS+3	RBS+4	RBS+5	RBS+6	RBS+7	RBS+8	RBS+9	RBS+10		

Figure 11-80. Burst Read Access to EDO DRAM



cst1	0	0	0	0	0	0	0	0	0	0	0	0	Bit 0
cst2	0	0	0	0	0	0	0	0	0	0	0	0	Bit 1
cst3	0	0	0	0	0	0	0	0	0	0	0	0	Bit 2
cst4	0	0	0	0	0	0	0	0	0	0	0	1	Bit 3
bst1	1	1	0	0	1	0	1	0	1	1	0	0	Bit 4
bst2	1	1	0	0	0	0	0	1	0	1	0	1	Bit 5
bst3	1	0	0	0	0	1	0	1	0	1	0	1	Bit 6
bst4	1	0	0	1	0	1	0	1	0	1	0	1	Bit 7
g0l0													Bit 8
g0l1													Bit 9
g0h0													Bit 10
g0h1													Bit 11
g1t1	1	1	1	1	1	1	1	1	1	1	1	1	Bit 12
g1t3	1	1	1	1	1	1	1	1	1	1	1	1	Bit 13
g2t1													Bit 14
g2t3													Bit 15
g3t1													Bit 16
g3t3													Bit 17
g4t1													Bit 18
g4t3													Bit 19
g5t1													Bit 20
g5t3													Bit 21
redo[0]													Bit 22
redo[1]													Bit 23
loop	0	0	0	0	0	0	0	0	0	0	0	0	Bit 24
exen	0	0	0	1	0	1	0	1	0	0	0	0	Bit 25
amx0	1	0	0	0	0	0	0	0	0	0	0	0	Bit 26
amx1	0	0	0	0	0	0	0	0	0	0	0	0	Bit 27
na	0	0	0	1	0	1	0	1	0	0	0	0	Bit 28
uta	0	0	1	0	0	1	0	1	0	0	1	1	Bit 29
todt	0	0	0	0	0	0	0	0	0	0	1	1	Bit 30
last	0	0	0	0	0	0	0	0	0	0	1	1	Bit 31
	WBS	WBS+1	WBS+2	WBS+3	WBS+4	WBS+5	WBS+6	WBS+7	WBS+8	WBS+9			


Figure 11-81. Burst Write Access to EDO DRAM



cst1	1	0	0	0	1		Bit 0
cst2	1	0	0	0	1		Bit 1
cst3	0	0	0	0	1		Bit 2
cst4	0	0	0	0	1		Bit 3
bst1	0	0	1	1	1		Bit 4
bst2	0	1	1	1	1		Bit 5
bst3	0	1	1	1	1		Bit 6
bst4	0	1	1	1	1		Bit 7
g0l0							Bit 8
g0l1							Bit 9
g0h0							Bit 10
g0h1							Bit 11
g1t1	1	1	1	1	1		Bit 12
g1t3	1	1	1	1	1		Bit 13
g2t1							Bit 14
g2t3							Bit 15
g3t1							Bit 16
g3t3							Bit 17
g4t1							Bit 18
g4t3							Bit 19
g5t1							Bit 20
g5t3							Bit 21
redo[0]							Bit 22
redo[1]							Bit 23
loop	0	0	0	0	0		Bit 24
exen	0	0	0	0	0		Bit 25
amx0	0	0	0	0	0		Bit 26
amx1	0	0	0	0	0		Bit 27
na	0	0	0	0	0		Bit 28
uta	0	0	0	0	0		Bit 29
todt	0	0	0	0	1		Bit 30
last	0	0	0	0	1		Bit 31
	PTS	PTS+1	PTS+2	PTS+3	PTS+4		

Figure 11-82. Refresh Cycle (CBR) to EDO DRAM

Memory Controller



cst1	1		Bit 0
cst2	1		Bit 1
cst3	1		Bit 2
cst4	1		Bit 3
bst1	1		Bit 4
bst2	1		Bit 5
bst3	1		Bit 6
bst4	1		Bit 7
g0l0			Bit 8
g0l1			Bit 9
g0h0			Bit 10
g0h1			Bit 11
g1t1	1		Bit 12
g1t3	1		Bit 13
g2t1			Bit 14
g2t3			Bit 15
g3t1			Bit 16
g3t3			Bit 17
g4t1			Bit 18
g4t3			Bit 19
g5t1			Bit 20
g5t3			Bit 21
redo[0]			Bit 22
redo[1]			Bit 23
loop	0		Bit 24
exen	0		Bit 25
amx0	0		Bit 26
amx1	0		Bit 27
na	0		Bit 28
uta	0		Bit 29
todt	1		Bit 30
last	1		Bit 31
	EXS		

Figure 11-83. Exception Cycle For EDO DRAM

11.8 Handling Devices with Slow or Variable Access Times

The memory controller provides two ways to interface with slave devices that are very slow (access time is greater than the maximum allowed by the user programming model) or cannot guarantee a predefined access time (for example some FIFO, hierarchical bus interface, or dual-port memory devices). These mechanisms are as follows:

- The wait mechanism—Used only in accesses controlled by the UPM. Setting $MxMR[GPLx4DIS]$ enables this mechanism.
- The external termination (\overline{GTA}) mechanism is used only in accesses controlled by the GPCM. $ORx[SETA]$ specifies whether the access is terminated internally or externally.

The following examples show how the two mechanisms work.

11.8.1 Hierarchical Bus Interface Example

Assume that the core initiates a local-bus read cycle that addresses main memory connected to the system bus. The hierarchical bus interface accepts local bus requests and generates a read cycle on the system bus. The programmer cannot predict when valid data can be latched by the core because a DMA device may be occupying the system bus.

- The wait solution (UPM)—The external module asserts $UPMWAIT$ to the memory controller to indicate that data is not ready. The memory controller synchronized this signal because the wait signal is asynchronous. As a result of the wait signal being asserted, the UPM enters a freeze mode at the rising edge of $CLKIN$ upon encountering the $WAEN$ bit being set in the UPM word. The UPM stays in that state until $UPMWAIT$ is negated. After $UPMWAIT$ is negated, the UPM continues executing from the next entry to the end of the pattern ($LAST$ bit is set).
- The external termination solution (GPCM)—The bus interface module asserts \overline{GTA} to the memory controller when it can sample data. Note that \overline{GTA} is also synchronized.

11.8.2 Slow Devices Example

Assume that the core initiates a read cycle from a device whose access time exceeds the maximum allowed by the user programming model.

- The wait solution (UPM)—The core generates a read access from the slow device. The device in turn asserts the wait signal until the data is ready. The core samples data only after the wait signal is negated.
- The external termination solution (GPCM)—The core generates a read access from the slow device, which must generate the asynchronous \overline{GTA} when it is ready.

11.9 External Master Support (60x-Compatible Mode)

The memory controller supports internal and external bus masters. Accesses from the core or the CPM are considered internal; accesses from an external bus master are external.

External bus master support is available only if the PowerQUICC II is placed in 60x-compatible mode by setting $BCR[EBM]$; see [Section 4.3.2.1, “Bus Configuration Register \(BCR\).”](#)

There are two types of external bus masters:

- Any 60x-compatible device with a 64-bit data bus, such as an MPC603e, MPC604e, MPC750, or an MPC2605 (L2 cache) in copy-back mode
- PowerQUICC II

Both of these external bus master types can access a slave PowerQUICC II's internal registers and dual-port RAM. They can also use the slave's memory controller to access memory devices on the 60x bus. An external master has access to the slave's local bus via the slave's 60x-to-local bus bridge.

11.9.1 60x-Compatible External Masters (non-PowerQUICC II)

A non-PowerQUICC II external master can perform only 64-bit port accesses when using a slave PowerQUICC II's memory controller for memory devices assigned to the 60x bus. Also, ECC or RMW-parity are not supported.

For 60x bus compatibility, the following connections should be observed:

- PowerQUICC II's TSIZ[1–3] should be connected to the external master's TSIZ[0–2]
- PowerQUICC II's TSIZ[0] should be pulled down
- PowerQUICC II's $\overline{\text{PSDVAL}}$ should be pulled up

11.9.2 PowerQUICC II External Masters

An PowerQUICC II external master is a 60x-compatible master with additional functionality. As described in the following, it has fewer the restrictions than other 60x-compatible masters:

- Any port size is allowed
- ECC and RMW-parity are supported

11.9.3 Extended Controls in 60x-Compatible Mode

In 60x-compatible mode, the memory controller provided extended controls for the glue logic. The extended control consists of the following:

- Memory address latch (ALE) to latch the 60x address for memory use
- The address multiplex pin (GPL5/SDAMUX), which controls external multiplexing for DRAM and SDRAM devices
- LSB address pins (BADDR[27–31]) for incrementing memory addresses
- $\overline{\text{PSDVAL}}$ as a termination to a partial transaction (such as port-size beat access).

11.9.4 Address Incrementing for External Bursting Masters

BADDR[27–31] should be used to generate addresses to memory devices for burst accesses. In 60x-compatible mode, when a master initiates an external bus transaction, it reflects the value of A[27–31] on the first clock cycle of the memory access. These signals are latched by the memory controller and on subsequent clock cycles, BADDR[27–31] increments as programmed in the UPM or after each data beat

is sampled in the GPCM or after each READ/WRITE command in the SDRAM machine (the SDRAM machine uses BADDR only for port sizes of 16 or 8 bits).

11.9.5 External Masters Timing

External and internal masters have similar memory access timings. However, because it takes more time to decode the addresses of external masters, memory accesses by external masters start one cycle later than those of internal masters.

As soon as the external master asserts \overline{TS} , the memory controller compares the address with each of its defined valid banks. If a match is found, the memory controller asserts the address latch enable (ALE) and control signals to the memory devices. The memory controller asserts \overline{PSDVAL} for each data beat to indicate data beat termination on write transactions and data valid on read transactions.

The 60x bus is pipelined. The ALE pins control the external latch that latches the address from the 60x bus and keeps the address stable for the memory access. The memory controller asserts ALE only on the start of new memory controller access.

[Figure 11-84](#) shows the pipelined bus operation in 60x-compatible mode.




Figure 11-84. Pipelined Bus Operation and Memory Access in 60x-Compatible Mode

Figure 11-85 shows the 1-cycle delay for external master access. For systems that use the 60x bus with low frequency (33 MHz), the 1-cycle delay for external masters can be eliminated by setting BCR[EXDD].




Figure 11-85. External Master Access (GPCM)

11.9.5.1 Example of External Master Using the SDRAM Machine

Figure 11-86 shows an interconnection in which a 60x-compatible external master and the PowerQUICC II can share access to a SDRAM bank. Note that the address multiplexer is controlled by SDAMUX, while the address latch is controlled by ALE. Also note that because this is a 64-bit port size SDRAM, BADDR is not needed.




Figure 11-86. External Master Configuration with SDRAM Device

Chapter 12

Secondary (L2) Cache Support

The PowerQUICC II has features to support an externally controlled secondary (L2) cache such as the Freescale MPC2605 integrated secondary cache for microprocessors that implement the PowerPC architecture. This chapter describes the PowerQUICC II's L2 cache interface—configurations, operation, programmable parameters, system requirements, and timing.

12.1 L2 Cache Configurations

The PowerQUICC II supports three L2 cache configurations—copy-back mode, write-through mode, and ECC/parity mode. The following sections describe the L2 cache modes.

12.1.1 Copy-Back Mode

The use of a copy-back L2 cache offers several advantages over direct access to the memory system. In copy-back mode, cacheable write operations are performed to the L2 cache without updating main memory. Since every cacheable write operation does not go to main memory but to the L2 cache which can be accessed more quickly, write operation latency is reduced along with contention for the memory system. In copy-back mode, cacheable read operations that hit in the L2 cache are serviced from the L2 cache without requiring a memory transaction and its associated latency. Copy-back mode offers the greatest performance of all the L2 cache modes.

Copy-back L2 cache blocks implement a dirty bit in their tag RAM, which indicates whether the contents of the L2 cache block have been modified from that in main memory. During L2 cache line replacement, L2 cache blocks that have been modified (dirty) are written back to memory; unmodified (not dirty) L2 cache blocks are invalidated and overwritten without being written back to memory.

Copy-back mode requires that the L2 cache is able to initiate copy-backs to main memory. To do this, the L2 cache must act as a bus master and implement the bus arbitration signals \overline{BR} , \overline{BG} , and \overline{DBG} . The PowerQUICC II can also support additional bus masters (60x or PowerQUICC II type) in copy-back mode.

Figure 12-1. shows a PowerQUICC II connected to a MPC2605 integrated L2 cache in copy-back mode.




Figure 12-1. L2 Cache in Copy-Back Mode

12.1.2 Write-Through Mode

In write-through mode, cacheable write operations are performed to both the L2 cache and to main memory. Since every cacheable write operation goes to the L2 cache and to main memory, write operation latency is the same as an ordinary memory write transaction. In write-through mode, cacheable read operations that hit in the L2 cache are serviced from the L2 cache without requiring a memory transaction and its associated latency. Thus, reads are serviced just as they are for copy-back mode. Write-through

mode sacrifices some of the write performance of copy-back mode, but guarantees L2 cache coherency with main memory.

Since write-through mode keeps memory coherent with the contents of the L2 cache, there is never any need to perform an L2 copy-back. This removes the need for the L2 cache to maintain a dirty bit in the tag RAM (all cache blocks are unmodified) and it also removes the need for bus arbitration signals.

The L2 cache is configured for write-through mode by pulling down its $\overline{\text{WT}}$ signal. There are no configuration changes to the PowerQUICC II required in write-through mode. The PowerQUICC II can also support additional bus masters (60x or PowerQUICC II type) in write-through mode.

Figure 12-2. shows a PowerQUICC II connected to a MPC2605 integrated L2 cache in write-through mode.




Figure 12-2. External L2 Cache in Write-Through Mode

12.1.3 ECC/Parity Mode

ECC/parity mode is a subset of write-through mode with some connection changes that allow the L2 cache to support ECC or Parity. The connection changes are:

- The PowerQUICC II's DP[0:7] signals are connected to the L2 cache's DP[0:7] signals.
- The L2's TSIZ[0:2] signals are pulled down to always indicate 8-byte transaction size.
- The L2's A[29:31] signals are pulled down.

In ECC/parity mode the L2 cache can support memory regions with ECC/Parity under the following restrictions:

- All non-write-protected ($BRx[WP] = 0$) memory banks marked caching-allowed must use either ECC ($BRx[DECC] = 0b11$) or read-modify-write parity ($BRx[DECC] = 0b10$). See [Section 11.3.1, “Base Registers \(BRx\),”](#) for more information about the PowerQUICC II base register parameters.
- Only PowerQUICC II-type masters are supported in systems that use ECC/parity L2 cache mode. See [Section 11.9, “External Master Support \(60x-Compatible Mode\),”](#) for more information about external master types.

Figure 12-3. shows a PowerQUICC II connected to an MPC2605 integrated L2 cache in ECC/Parity mode.




Figure 12-3. External L2 Cache in ECC/Parity Mode

12.2 L2 Cache Interface Parameters

The L2 cache interface parameters in the bus configuration register (BCR) control the configuration and operation of the PowerQUICC II's L2 interface. The parameters should be configured as follows:

- BCR[EBM] = 1—PowerQUICC II in 60x-compatible mode.
- BCR[L2C] = 1—L2 cache is present.

- $\text{BCR}[\text{L2D}] = 0$ —L2 response time. In this case, the L2 will claim a bus transaction one clock cycle after $\overline{\text{TS}}$ assertion.
- $\text{BCR}[\text{APD}] = 1$: This parameter is not L2 specific, but should consider the L2 $\overline{\text{ARTRY}}$ assertion timing.

See Section 4.3.2.1, “Bus Configuration Register (BCR),” for more details about these parameters.

12.3 System Requirements When Using the L2 Cache Interface

The following requirements apply to PowerQUICC II-based systems that implement an external L2 cache:

- For systems that use copy-back mode, all cachable memory regions must be marked as global in the CPU’s MMU and the CPM. This causes the assertion of the $\overline{\text{GBL}}$ signal on every cachable transaction. Systems that use write-through mode (or ECC/Parity mode) have no such restriction.
- All cachable memory regions must have a 64-bit port size.
- All cachable memory regions must not set the $\text{BRx}[\text{DR}]$ bit.
- All cachable memory regions must not use ECC or parity unless the external L2 is connected as described in Section 12.1.3, “ECC/Parity Mode.”
- All non-cachable memory regions must be marked as caching-inhibited in the CPU’s MMU. This causes the assertion of the $\overline{\text{CI}}$ signal on every non-cachable transaction. Note that the PowerQUICC II’s internal space (IMMR) and any memory banks assigned to the local bus are always considered non-cachable.

12.4 L2 Cache Operation

When configured for an L2 cache ($\text{BCR}[\text{L2C}] = 1$), the PowerQUICC II samples the $\overline{\text{L2_HIT}}$ input signal when the delay time programmed in $\text{BCR}[\text{L2D}]$ expires. For 60x bus cycles, if $\overline{\text{L2_HIT}}$ is asserted, the external L2 cache drives $\overline{\text{AACK}}$ and $\overline{\text{TA}}$ to complete the transaction without the PowerQUICC II initiating a system memory transfer.

The external L2 cache can assert $\overline{\text{ARTRY}}$ to retry 60x bus cycles, and can request the bus by asserting $\overline{\text{BR}}$ to perform L2 cast-out operations. The arbiter grants the address and data bus to the external L2 cache by asserting $\overline{\text{BG}}$ and $\overline{\text{DBG}}$, respectively. If the external L2 cache asserts $\overline{\text{ARTRY}}$, it should not assert $\overline{\text{L2_HIT}}$.

For more information about the timing and behavior of the MPC2605 integrated L2 cache, refer to the MPC2605 data sheet.

12.5 Timing Example

Figure 12-4. shows a read access performed by the PowerQUICC II with an externally controlled L2 cache. For the first transaction (A0), the PowerQUICC II grants the bus and asserts $\overline{\text{TS}}$ with the address and address transfer attributes. In this example, $\text{BCR}[\text{L2D}] = 0$, which means that $\overline{\text{L2_HIT}}$ is valid one clock cycle after the assertion of $\overline{\text{TS}}$. The PowerQUICC II samples $\overline{\text{L2_HIT}}$ when L2D expires. In the second transaction (A1), the access misses in the L2 cache and the memory controller starts the transaction a minimum of three cycles after the assertion of $\overline{\text{TS}}$.

Secondary (L2) Cache Support




Figure 12-4. Read Access with L2 Cache

Chapter 13

IEEE 1149.1 Test Access Port

The PowerQUICC II provides a dedicated user-accessible test access port (TAP) that is fully compatible with the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture. Problems associated with testing high-density circuit boards have led to development of this proposed standard under the sponsorship of the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The PowerQUICC II's implementation supports circuit-board test strategies based on this standard.

The TAP consists of five dedicated signal pins—a 16-state TAP controller and two test data registers. A boundary scan register links all device signal pins into a single shift register. The test logic, which is implemented using static logic design, is independent of the device system logic. The PowerQUICC II's implementation provides the capability to do the following:

- Perform boundary scan operations to check circuit-board electrical continuity.
- Bypass the PowerQUICC II for a given circuit-board test by effectively reducing the boundary scan register to a single cell.
- Sample the PowerQUICC II system pins during operation and transparently shift out the result in the boundary-scan register.
- Disable the output drive to pins during circuit-board testing.

NOTE

Precautions must be observed to ensure that the IEEE 1149.1-like test logic does not interfere with nontest operation.

13.1 Overview

The PowerQUICC II's implementation includes a TAP controller, a 4-bit instruction register, and two test registers (a 1-bit bypass register and a 475-bit boundary scan register). [Figure 13-1](#) shows an overview of the PowerQUICC II's scan chain implementation.




Figure 13-1. Test Logic Block Diagram

The TAP consists of the signals in Table 13-1.

Table 13-1. TAP Signals

Signal	Description
TCK	A test clock input to synchronize the test logic.
TMS	A test mode select input (with an internal pull-up resistor) that is sampled on the rising edge of TCK to sequence the TAP controller's state machine.
TDI	A test data input (with an internal pull-up resistor) that is sampled on the rising edge of TCK.
TDO	A data output that can be three-stated and actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
$\overline{\text{TRST}}$	An asynchronous reset with an internal pull-up resistor that provides initialization of the TAP controller and other logic required by the standard.

13.2 TAP Controller

The TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. The value shown adjacent to each bubble represents the value of the TMS signal sampled on the rising edge of the TCK signal.

Figure 13-2 shows the state machine.




Figure 13-2. TAP Controller State Machine

13.3 Boundary Scan Register

The PowerQUICC II's scan chain implementation has a 878-bit boundary scan register that contains bits for all device signal, clock pins, and associated control signals. The PORESET_B and XFC pins are associated with analog signals and are not included in the boundary scan register. An IEEE-1149.1-compliant boundary-scan register has been included on the PowerQUICC II that can be connected between TDI and TDO when EXTEST or SAMPLE/PRELOAD instructions are selected. It is used for capturing signal pin data on the input pins, forcing fixed values on the output signal pins, and selecting the direction and drive characteristics (a logic value or high impedance) of the bidirectional and three-state signal pins. [Figure 13-3](#), [Figure 13-4](#), [Figure 13-5](#), and [Figure 13-6](#) show various cell types.




Figure 13-3. Output Pin Cell (O.Pin)




Figure 13-4. Observe-Only Input Pin Cell (I.Obs)




Figure 13-5. Output Control Cell (IO.CTL)




Figure 13-6. General Arrangement of Bidirectional Pin Cells

The control bit value controls the output function of the bidirectional pin. One or more bidirectional data cells can be serially connected to a control cell. Bidirectional pins include two scan cell for data (IO.Cell) as shown in Figure 13-6 and these bits are controlled by the cell shown in Table 13-5.

13.4 Instruction Register

The PowerQUICC II JTAG implementation includes the public instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS) and also supports the CLAMP instruction. One additional public instruction (HI-Z) can be used to disable all device output drivers. The PowerQUICC II includes an 8-bit instruction register (no parity) that consists of a shift register with four parallel outputs. Data is transferred

from the shift register to the parallel outputs during the update-IR controller state. The four bits are used to decode the five unique instructions listed in [Table 13-2](#).

Table 13-2. Instruction Decoding


Code ¹								Instruction	Description
B7	B6	B5	B4	B3	B2	B1	B0		
0	0	0	0	0	0	0	0	EXTEST	External test. Selects the 475-bit boundary scan register. EXTEST also asserts an internal reset for the PowerQUICC II's system logic to force a known beginning internal state while performing external boundary scan operations. By using the TAP, the register is capable of scanning user-defined values into the output buffers, capturing values presented to input pins, sampling this data into the boundary scan register (device revision B.3 and later), and controlling the output drive of three-state output or bi-directional pins. For more details on the function and use of EXTEST, refer to the IEEE 1149.1 standard.
1	1	0	0	0	0	0	0	SAMPLE/PRELOAD	Initializes the boundary scan register output cells before the selection of EXTEST. This initialization ensures that known data appears on the outputs when entering an EXTEST instruction. SAMPLE/PRELOAD also provides a chance to obtain a snapshot of system data and control signals. NOTE: Since there is no internal synchronization between the TCK and CLKOUT, the user must provide some form of external synchronization between the JTAG operation at TCK frequency and the system operation CLKOUT frequency to achieve meaningful results.
1	1	1	1	1	1	1	1	BYPASS	<p>The BYPASS instruction creates a shift register path from TDI to the bypass register and, finally, to TDO, circumventing the 475-bit boundary scan register. This instruction is used to enhance test efficiency when a component other than the PowerQUICC II becomes the device under test. It selects the single-bit bypass register as shown below.</p>  <p>When the bypass register is selected by the current instruction, the shift register stage is cleared on the rising edge of TCK in the capture-DR controller state. Thus, the first bit to be shifted out after selecting the bypass register is always a logic zero.</p>

Table 13-2. Instruction Decoding (continued)

Code ¹								Instruction	Description
B7	B6	B5	B4	B3	B2	B1	B0		
1	1	1	1	0	0	0	0	HI-Z	Provided as a manufacturer's optional public instruction to avoid back driving the output pins during circuit-board testing. When HI-Z is invoked all output drivers, including the two-state drivers, are turned off (high impedance). The instruction selects the bypass register.
1	1	1	1	0	0	0	1	CLAMP and BYPASS	CLAMP selects the single-bit bypass register as shown in the BYPASS instruction figure above, and the state of all signals driven from the system output pins is completely defined by the data previously shifted into the boundary scan register. For example, using the SAMPLE/PRELOAD instruction.

¹ B0 (lsb) is shifted first.

The parallel output of the instruction register is set to all ones in the test-logic-reset controller state. Notice that this preset state is equivalent to the BYPASS instruction. During the capture-IR controller state, the parallel inputs to the instruction shift register are loaded with the CLAMP command code.

13.5 PowerQUICC II Restrictions

The control afforded by the output enable signals using the boundary-scan register and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which the PowerQUICC II's output drivers are enabled into actively driven networks.

13.6 Nonscan Chain Operation

In nonscan chain operation, the TCK input does not include an internal pull-up resistor and should be tied high or low to preclude mid-level inputs.

To ensure that the scan chain test logic is kept transparent to the system logic, the TAP controller is forced into the test-logic-reset state. This is done inside the chip by connecting $\overline{\text{TRST}}$ to $\overline{\text{PORESET}}$

TMS should remain logic high, so that the TAP controller does not leave the test-logic-reset state.

Part IV

Communications Processor Module

Intended Audience

Part IV is intended for system designers who need to implement various communications protocols on the PowerQUICC II. It assumes a basic understanding of the PowerPC exception model, the PowerQUICC II interrupt structure, as well as a working knowledge of the communications protocols to be used. A complete discussion of these protocols is beyond the scope of this book.

Contents

Part IV describes behavior of the PowerQUICC II communications processor module (CPM) and the RISC communications processor (CP) that it contains (note that this is separate from the embedded processor that implements the PowerPC architecture).

It contains the following chapters:

- [Chapter 14, “Communications Processor Module Overview,”](#) provides a brief overview of the PowerQUICC II CPM.
- [Chapter 15, “Serial Interface with Time-Slot Assigner,”](#) describes the SIU, which controls system start-up, initialization and operation, protection, as well as the external system bus.
- [Chapter 16, “CPM Multiplexing,”](#) describes the CPM multiplexing logic (CMX) which connects the physical layer—UTOPIA, MII, modem lines,
- [Chapter 17, “Baud-Rate Generators \(BRGs\),”](#) describes the eight independent, identical baud-rate generators (BRGs) that can be used with the FCCs, SCCs, and SMCs.
- [Chapter 18, “Timers,”](#) describes the PowerQUICC II timer implementation, which can be configured as four identical 16-bit or two 32-bit general-purpose timers.
- [Chapter 19, “SDMA Channels and IDMA Emulation,”](#) describes the two physical serial DMA (SDMA) channels on the PowerQUICC II.
- [Chapter 20, “Serial Communications Controllers \(SCCs\),”](#) describes the four serial communications controllers (SCC), which can be configured independently to implement different protocols for bridging functions, routers, and gateways, and to interface with a wide variety of standard WANs, LANs, and proprietary networks.
- [Chapter 21, “SCC UART Mode,”](#) describes the PowerQUICC II implementation of universal asynchronous receiver transmitter (UART) protocol that is used for sending low-speed data between devices.
- [Chapter 22, “SCC HDLC Mode,”](#) describes the PowerQUICC II implementation of HDLC protocol.

- [Chapter 23, “SCC BISYNC Mode,”](#) describes the PowerQUICC II implementation of byte-oriented BISYNC protocol developed by IBM for use in networking products.
- [Chapter 24, “SCC Transparent Mode,”](#) describes the PowerQUICC II implementation of transparent mode (also called totally transparent mode), which provides a clear channel on which the SCC can send or receive serial data without bit-level manipulation.
- [Chapter 25, “SCC Ethernet Mode,”](#) describes the PowerQUICC II implementation of Ethernet protocol.
- [Chapter 26, “SCC AppleTalk Mode,”](#) describes the PowerQUICC II implementation of AppleTalk.
- [Chapter 27, “Serial Management Controllers \(SMCs\),”](#) describes two serial management controllers, full-duplex ports that can be configured independently to support one of three protocols—UART, transparent, or general-circuit interface (GCI).
- [Chapter 28, “Multi-Channel Controllers \(MCCs\),”](#) describes the PowerQUICC II’s multi-channel controller (MCC), which handles up to 128 serial, full-duplex data channels.
- [Chapter 29, “Fast Communications Controllers \(FCCs\),”](#) describes the PowerQUICC II’s fast communications controllers (FCCs), which are SCCs optimized for synchronous high-rate protocols.
- [Chapter 30, “ATM Controller and AAL0, AAL1, and AAL5,”](#) describes the PowerQUICC II ATM controller, which provides the ATM and AAL layers of the ATM protocol. The ATM controller performs segmentation and reassembly (SAR) functions of AAL5, AAL1, and AAL0, and most of the common parts convergence sublayer (CP-CS) of these protocols.
- [Chapter 31, “ATM AAL1 Circuit Emulation Service,”](#) describes the implementation of circuit emulation service (CES) using ATM adaptation layer type 1 (AAL1) on the PowerQUICC II.
- [Chapter 32, “ATM AAL2,”](#) describes the functionality and data structures of ATM adaptation layer type 2 (AAL2) CPS, CPS switching, and SSSAR.
- [Chapter 33, “Inverse Multiplexing for ATM \(IMA\),”](#) describes specifications for the inverse multiplexing for ATM (IMA) microcode.
- [Chapter 34, “ATM Transmission Convergence Layer,”](#) describes how the PowerQUICC II can support applications which receive ATM traffic over the standard serial protocols like E1, T1, and xDSL via its serial interface (SIx TDMx and NMSI) ports because of its internally implemented TC-layer functionality.
- [Chapter 35, “Fast Ethernet Controller,”](#) describes the PowerQUICC II’s implementation of the Ethernet IEEE 802.3 protocol.
- [Chapter 36, “FCC HDLC Controller,”](#) describes the FCC implementation of the HDLC protocol.
- [Chapter 37, “FCC Transparent Controller,”](#) describes the FCC implementation of the transparent protocol.
- [Chapter 38, “Serial Peripheral Interface \(SPI\),”](#) describes the serial peripheral interface, which allows the PowerQUICC II to exchange data between other PowerQUICC II chips, the MC68360, the MC68302, the M68HC11, and M68HC05 microcontroller families, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.
- [Chapter 39, “I²C Controller,”](#) describes the PowerQUICC II implementation of the inter-integrated circuit (I²C®) controller, which allows data to be exchanged with other I²C devices, such as microcontrollers, EEPROMs, real-time clock devices, and A/D converters.

- Chapter 40, “Parallel I/O Ports,” describes the four general-purpose I/O ports A–D. Each signal in the I/O ports can be configured as a general-purpose I/O signal or as a signal dedicated to supporting communications devices, such as SMCs, SCCs, MCCs, and FCCs.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as general information about the PowerPC architecture.

MPC82xx Documentation

Supporting documentation for the PowerQUICC II can be accessed through the world-wide web at www.freescale.com. This documentation includes technical specifications, reference materials, and detailed applications notes.

Architecture Documentation

Documentation is available in the following document:


- Programming environments manuals—These books provide information about resources defined by the PowerPC architecture that are common to processors that implement the PowerPC architecture. There are two versions, one that describes the functionality of the combined 32- and 64-bit architecture models and one that describes only the 32-bit model.
 - *Programming Environments for 32-Bit Implementations of the PowerPC Architecture*, REV 3 (Freescale order #: MPCFPE32B/AD)

For a current list of documentation, refer to <http://www.freescale.com>.

Conventions

This document uses the following notational conventions:

Bold	Bold entries in figures and tables showing registers and parameter RAM should be initialized by the user.
mnemonics	Instruction mnemonics are shown in lowercase bold.
<i>italics</i>	Italics indicate variable command parameters, for example, bcctrx . Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, rB	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
REG[FIELD]	Abbreviations or acronyms for registers or buffer descriptors are shown in uppercase text. Specific bits, fields, or numerical ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.



x	In certain contexts, such as in a signal encoding or a bit field, indicates a don't care.
<i>n</i>	Indicates an undefined numerical value
¬	NOT logical operator
&	AND logical operator
	OR logical operator

Acronyms and Abbreviations

Table i contains acronyms and abbreviations used in this document. Note that the meanings for some acronyms (such as SDR1 and DSISR) are historical, and the words for which an acronym stands may not be intuitively obvious.

Table IV-1. Acronyms and Abbreviated Terms

Term	Meaning
AAL	ATM adaptation layer
ABR	Available bit rate
ACR	Allowed cell rate
ALU	Arithmetic logic unit
APC	ATM pace control
ATM	Asynchronous transfer mode
BD	Buffer descriptor
BIST	Built-in self test
BT	Burst tolerance
CBR	Constant bit rate
CEPT	Conference des administrations Europeennes des Postes et Telecommunications (European Conference of Postal and Telecommunications Administrations).
C/I	Condition/indication channel used in the GCI protocol
CLP	Cell loss priority
CP	Communications processor
CP-CS	Common part convergence sublayer
CPM	Communications processor module
CPS	Cells per slot
CSMA	Carrier sense multiple access
CSMA/CD	Carrier sense multiple access with collision detection
DMA	Direct memory access
DPLL	Digital phase-locked loop
DPR	Dual-port RAM
DRAM	Dynamic random access memory
DSISR	Register used for determining the source of a DSI exception
EA	Effective address
EEST	Enhanced Ethernet serial transceiver
EPROM	Erasable programmable read-only memory
FBP	Free buffer pool
FIFO	First-in-first-out (buffer)
GCI	General circuit interface

Table IV-1. Acronyms and Abbreviated Terms (continued)

Term	Meaning
GCRA	Generic cell rate algorithm (leaky bucket)
GPCM	General-purpose chip-select machine
GUI	Graphical user interface
HDLC	High-level data link control
I ² C	Inter-integrated circuit
IDL	Inter-chip digital link
IEEE	Institute of Electrical and Electronics Engineers
IrDA	Infrared Data Association
ISDN	Integrated services digital network
JTAG	Joint Test Action Group
JTAG	Joint Test Action Group
LAN	Local area network
LIFO	Last-in-first-out
LRU	Least recently used
LSB	Least-significant byte
lsb	Least-significant bit
MAC	Multiply accumulate or media access control
MBS	Maximum burst size
MII	Media-independent interface
MSB	Most-significant byte
msb	Most-significant bit
MSR	Machine state register
NaN	Not a number
NIC	Network interface card
NIU	Network interface unit
NMSI	Nonmultiplexed serial interface
NRT	Non-real time
OSI	Open systems interconnection
PCI	Peripheral component interconnect
PDU	Protocol data unit
PCR	Peak cell rate

Table IV-1. Acronyms and Abbreviated Terms (continued)

Term	Meaning
PHY	Physical layer
PPM	Pulse-position modulation
RM	Resource management
RT	Real-time
RTOS	Real-time operating system
Rx	Receive
SAR	Segmentation and reassembly
SCC	Serial communications controller
SCP	Serial control port
SCR	Sustained cell rate
SDLC	Synchronous Data Link Control
SDMA	Serial DMA
SI	Serial interface
SIU	System interface unit
SMC	Serial management controller
SNA	Systems network architecture
SPI	Serial peripheral interface
SRAM	Static random access memory
SRTS	Synchronous residual time stamp
TDM	Time-division multiplexed
TE	Terminal endpoint of an ISDN connection
TLB	Translation lookaside buffer
TSA	Time-slot assigner
Tx	Transmit
UBR	Unspecified bit rate
UBR+	Unspecified bit rate with minimum cell rate guarantee
UART	Universal asynchronous receiver/transmitter
UPM	User-programmable machine
USART	Universal synchronous/asynchronous receiver/transmitter
WAN	Wide area network



Chapter 14

Communications Processor Module Overview

The PowerQUICC II's communications processor module (CPM) is a superset of the MPC860 PowerQUICC CPM, with enhancements in performance. The support for multiple HDLC channels is enhanced to support up to 256 HDLC channels.


14.1 Features

The CPM includes various blocks to provide the system with an efficient way to handle data communication tasks. The following is a list of the CPM's important features.

- Communications processor (CP)
 - One instruction per clock
 - Executes code from internal ROM or dual-port RAM
 - 32-bit RISC architecture
 - Tuned for communication environments: instruction set supports CRC computation and bit manipulation.
 - Internal timer
 - Interfaces with the embedded G2core processor through a dual-port RAM and virtual DMA channels for each peripheral controller. (Dual-port RAM size is device-specific: 24 Kbyte on 0.29 μ m (HiP3) devices and 32 Kbyte on 0.25 μ m (HiP4) devices.)
 - Handles serial protocols and virtual DMA.
- Three full-duplex fast serial communications controllers (FCCs) (two on the MPC8255) support the following protocols:
 - ATM protocol through UTOPIA interface (FCC1 and FCC2 only) (Not on MPC8250)
 - IEEE802.3/Fast Ethernet
 - HDLC
 - Totally transparent operation
- Two multi-channel controllers (MCCs) (only MCC2 on the MPC8250 and the MPC8255) that together can handle up to 256 HDLC/transparent channels at 64 Kbps each, multiplexed on up to eight TDM interfaces
- Four full-duplex serial communications controllers (SCCs) support the following protocols:
 - IEEE 802.3/Ethernet
 - High level/synchronous data link control (HDLC/SDLC)
 - LocalTalk (HDLC-based local area network protocol)
 - Universal asynchronous receiver transmitter (UART)

- Synchronous UART (1x clock mode)
- Binary synchronous communication (BISYNC)
- Totally transparent operation
- Two full-duplex serial management controllers (SMCs) support the following protocols:
 - GCI (ISDN interface) monitor and C/I channels
 - UART
 - Transparent operation
- Serial peripheral interface (SPI) support for master or slave
- I²C bus controller
- Time-slot assigner supports multiplexing of data from any of the SCCs, FCCs, SMCs, and MCCs onto eight time-division multiplexed (TDM) interfaces. The time-slot assigner supports the following TDM formats:
 - T1/CEPT lines
 - T3/E3
 - Pulse code modulation (PCM) highway interface
 - ISDN primary rate
 - Freescale interchip digital link (IDL)
 - General circuit interface (GCI)
 - User-defined interfaces
- Eight TC layers between the TDMs and FCC2 (MPC8264 and MPC8266 only)
- Eight independent baud rate generators (BRGs)
- Four general-purpose 16-bit timers or two 32-bit timers
- General-purpose parallel ports—sixteen parallel I/O lines with interrupt capability

Figure 14-1 shows the PowerQUICC II's CPM block diagram.



Note

- ¹ One MCC on the MPC8250 and MPC8255
- ² Two FCCs on the MPC8255
- ³ MPC8264 and MPC8266 only

Figure 14-1. PowerQUICC II CPM Block Diagram

14.2 PowerQUICC II Serial Configurations

The PowerQUICC II offers a flexible set of communications capabilities. A subset of the possible configurations using an PowerQUICC II is shown in [Table 14-1](#).

Table 14-1. Possible PowerQUICC II Applications

Application	MCC1 ¹	MCC2	FCC1	FCC2	FCC3 ₂	SCC1	SCC2	SCC3	SCC4	SMC1	SMC2
ISDN router	4 E1	4 E1	FEnet or ATM	FEnet		UART	UART	UART	UART		
ATM switch			ATM	FEnet		UART					
ATM access			ATM	FEnet	FEnet						
	E3 or E1's	E3 or E1's	ATM			UART					
GSM mobile switching center	E1's		FEnet or ATM Backbone	10 M HDLC	10 M HDLC						

¹ Not on the MPC8250 and the MPC8255.

² Not on the MPC8255.

14.3 Communications Processor (CP)

The communications processor (CP), also called the RISC microcontroller, is a 32-bit controller for the CPM that resides on a separate bus from the core and, therefore, can perform tasks independent of the G2 core. The CP handles lower-layer communications tasks and DMA control, freeing the core to handle higher-layer activities. The CP works with the peripheral controllers and parallel port to implement user-programmable protocols and manage the serial DMA (SDMA) channels that transfer data between the I/O channels and memory. It also manages the IDMA (independent DMA) channels and contains an internal timer used to implement up to 16 additional software timers.

The CP's architecture and instruction set are optimized for data communications and data processing required by many wire-line and wireless communications standards.

14.3.1 CPM Performance Evaluation

Because the CP is a single shared resource used by all of the CPM's communications peripherals, the combined service requests from all of the communications peripherals must not exceed the CP's capacity. The amount of processing required by a particular communications peripheral depends on the mode in which the peripheral is configured and the maximum rate at which the channel requests service. To determine if CPM performance and bus bandwidth consumption of a given configuration is valid, users should consult the "MPC8260 CPM Performance Evaluator," which is located under "Application Software" on a device's product page at www.freescale.com.

14.3.2 Features

The following is a list of the CP's important features.

- One system clock cycle per instruction
- 32-bit instruction object code
- Executes code from internal ROM or RAM
- 32-bit ALU data path

- 64-bit dual-port RAM access
- Optimized for communications processing
- Performs DMA bursting of serial data from/to dual-port RAM to/from external memory. Note that IDMA cannot burst to dual-port RAM.

14.3.3 CP Block Diagram

The CP contains the following functional units:

- Scheduler and sequencer
- Instruction decoder
- Execution unit
- Load/store unit (LSU)
- Block transfer module (BTM)—moves data between serial FIFO and RAM
- Eight general purpose registers (GPRs)
- Special registers, CRC machine, HDLC framer

The CP also gives SDMA commands to the SDMA. The CP interfaces with the dual-port RAM for loading and storing data and for fetching instructions while running microcode from dual-port RAM.

[Figure 14-2](#) shows the CP block diagram.




Figure 14-2. Communications Processor (CP) Block Diagram

14.3.4 G2 Core Interface

The CP communicates with the G2 core in several ways:

- Many parameters are exchanged through the dual-port RAM.
- The CP can execute special commands issued by the core. These commands should only be issued in special situations like exceptions or error recovery.
- The CP generates interrupts through the SIU interrupt controller.
- The G2 core can read the CPM status/event registers at any time.

14.3.5 Peripheral Interface

The CP uses the peripheral bus to communicate with all of its peripherals. Each FCC and each SCC has a separate receive and transmit FIFOs. The FCC FIFOs are 192 bytes. The SCC FIFOs are 32 bytes. The SMCs, SPI, and I²C are all double-buffered, creating effective FIFO sizes of two characters.

Table 14-2 shows the order in which the CP handles requests from peripherals from highest to lowest priority.

NOTE: Emergency Prioritization

Elevation to emergency status (priority 4) is determined on per peripheral basis and may depend on a peripheral's mode of operation. Emergency prioritization among peripherals maintains relative normal prioritization. For example, simultaneous emergency requests from FCC1 transmit and MCC2 transmit would be handled in the same order as normal requests (FCC1 transmit).

Table 14-2. Peripheral Prioritization

Priority	Request
1	Reset in the CPCR or $\overline{\text{SRESET}}$
2	SDMA bus error
3	Commands issued to the CPCR
4	IDMA[1–4] emulation (default—option 1) ¹
5	Emergency (from FCCs, MCCs, and SCCs)
6	IDMA[1–4] emulation (option 2) ¹
7	FCC1 receive
8	FCC1 transmit
9	MCC1 receive ²
10	MCC2 receive
11	MCC1 transmit ²
12	MCC2 transmit
13	FCC2 receive
14	FCC2 transmit
15	FCC3 receive

Table 14-2. Peripheral Prioritization (continued)

Priority	Request
16	FCC3 transmit ³
17	SCC1 receive
18	SCC1 transmit
19	SCC2 receive
20	SCC2 transmit
21	SCC3 receive
22	SCC3 transmit
23	SCC4 receive
24	SCC4 transmit
25	SMC1 receive
26	SMC1 transmit
27	SMC2 receive
28	SMC2 transmit
29	SPI receive
30	SPI transmit
31	I ² C receive
32	I ² C transmit
33	RISC timer table
34	IDMA[1–4] emulation (option 3) ¹

¹ The priority of each IDMA channel is programmed independently. See the RCCR[DRxQP] description in [Section 14.3.7, “RISC Controller Configuration Register \(RCCR\)”](#).

² Not on MPC8250 and MPC8255.


³ Not on MPC8255.

14.3.6 Execution from RAM

The CP has an option to execute microcode from a portion of user RAM located in the dual-port RAM. In this mode, the CP fetches instructions from both the dual-port RAM and its own private ROM. This mode allows Freescale to add new protocols or enhancements to the PowerQUICC II in the form of RAM microcode packages. If preferred, the user can obtain binary microcode from Freescale and load it into the dual-port RAM.

14.3.7 RISC Controller Configuration Register (RCCR)

The RISC controller configuration register (RCCR), as shown in [Figure 14-3](#), configures the CP to run microcode from ROM or RAM and controls the CP’s internal timer.



¹ Reserved on .29µm (HiP3) Rev A.1 and B.3 devices. See Table 14-3.

² Reserved on .29µm devices. See Table 14-3.

³ ERAM[16-18] and bit 19 is reserved on .29µm devices. See Table 14-3.

Figure 14-3. RISC Controller Configuration Register (RCCR)

RCCR bit fields are described in Table 14-3.

Table 14-3. RISC Controller Configuration Register Field Descriptions

Bits	Name	Description
0	TIME	Timer enable. Enables the CP internal timer that generates a tick to the CP based on the value programmed into the TIMEP field. TIME can be modified at any time to start or stop the scanning of the RISC timer tables.
1	—	.29µm (HiP3) Rev A.1 and B.3 devices: Reserved, should be cleared.
	MCCPR	.29µm (HiP3) Rev. C.2 and .25µm (HiP4) devices: MCC request priority. Controls the priority of the MCCs in relation to the other communication peripherals. See Table 13-2. “Peripheral Prioritization,” for more information. 0 Original CPM priority scheme. MCCx priority behaves according to Table 13-2. 1 MCC priority remains at emergency level, priority level 4.
2–7	TIMEP	Timer period controls the CP timer tick. The RISC timer tables are scanned on each timer tick and the input to the timer tick generator is the general system clock (133/166MHZ) divided by 1,024. The formula is $(TIMEP + 1) \times 1,024 = (\text{general system clock period})$. Thus, a value of 0 stored in these bits gives a timer tick of $1 \times (1,024) = 1,024$ general system clocks and a value of 63 (decimal) gives a timer tick of $64 \times (1,024) = 65,536$ general system clocks.
8, 9, 24, 25	DRxM	IDMAx request mode. Controls the IDMA request x (DREQx) sensitivity mode. DREQx is used to activate IDMA channel x. See Section 19.7, “IDMA Interface Signals.” 0 DREQx is edge sensitive (according to EDMx). 1 DREQx is level sensitive.
10–11, 14–15, 26–27, 30–31	DRxQP	IDMAx request priority. Controls the priority of DREQx relative to the communications controllers. See Section 19.7, “IDMA Interface Signals.” 00 DREQx has more priority than the communications controllers (default). 01 DREQx has less priority than the communications controllers (option 2). 10 DREQx has the lowest priority (option 3). 11 Reserved

Table 14-3. RISC Controller Configuration Register Field Descriptions (continued)

Bits	Name	Description
12	EIE	External interrupt enable. When EIE is set, DREQ1 acts as an external interrupt to the CP. Configure as instructed in the download process of a Freescale-supplied RAM microcode package. 0 DREQ1 cannot interrupt the CP. 1 DREQ1 will interrupt the CP.
13	—	.29µm (HiP3) devices: Reserved
	SCD	.25µm (HiP4) devices: Scheduler configuration. Configure as instructed in the download process of a Freescale-supplied RAM microcode package. 0 Normal operation 1 Alternate configuration of the scheduler, according to bit 19 (in the ERAM field): If RCCR[19] = 0, the jump table starts at dual-port RAM address 0x0000. If RCCR[19] = 1, the jump table starts at dual-port RAM address 0x4000.
16–18	ERAM	.29µm (HiP3) devices: Enable RAM microcode. Configure as instructed in the download process of a Freescale-supplied RAM microcode package. (For .25µm (HiP4) devices RCCR[ERAM] = 16–19. See the following row for settings.) 000 Disable microcode program execution from the dual-port RAM. 001 Microcode uses the first 2 Kbytes of the dual-port RAM. 010 Microcode uses the first 4 Kbytes of the dual-port RAM. 011 Microcode uses the first 6 Kbytes of the dual-port RAM. 100 Microcode uses the first 8 Kbytes of the dual-port RAM. 101 Microcode uses the first 10 Kbytes of the dual-port RAM. 110 Microcode uses the first 12 Kbytes of the dual-port RAM. 111 Reserved
19	—	.29µm (HiP3) devices: Reserved
	ERAM	.25µm (HiP4) devices: ERAM[16-19] .Enable RAM microcode. Configure as instructed in the download process of a Freescale-supplied RAM microcode package. 0000 Disable microcode program execution from the dual-port RAM. (That is, microcode execution starts at ROM address 0x0000 after reset.) In the following configurations, RAM microcode execution starts at address 0x0000 after reset: 0010 Microcode uses the first 2 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 0100 Microcode uses the first 4 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 0110 Microcode uses the first 6 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1000 Microcode uses the first 8 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1010 Microcode uses the first 10 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1100 Microcode uses the first 12 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. In the following configurations, microcode execution starts at RAM address 0x4000 after reset: 0011 Microcode uses 2 Kbytes starting from dual-port RAM address 0x4000. 0101 Microcode uses 4 Kbytes starting from dual-port RAM address 0x4000. 0111 Microcode uses 6 Kbytes starting from dual-port RAM address 0x4000. 1001 Microcode uses 8 Kbytes starting from dual-port RAM address 0x4000. Note: All other configurations not listed are reserved.
20, 21, 22, 23	EDMx	Edge detect mode. DREQx asserts as follows: 0 Low-to-high change 1 High-to-low change

Table 14-3. RISC Controller Configuration Register Field Descriptions (continued)

Bits	Name	Description
28	DEM12	Edge detect mode for $\overline{DONE}[1, 2]$ for IDMA[1, 2]. See Section 19.7.2, “DONEx.” $\overline{DONE}[1, 2]$ asserts as follows: 0 High-to-low change 1 Low-to-high change
29	DEM34	Edge detect mode for $\overline{DONE}[3, 4]$ for IDMA[3, 4]. See Section 19.7.2, “DONEx.” $\overline{DONE}[3, 4]$ asserts as follows: 0 High-to-low change 1 Low-to-high change

14.3.8 RISC Time-Stamp Control Register (RTSCR)

The RISC time-stamp control register (RTSCR), shown in [Figure 14-4](#), configures the RISC time-stamp timer (RTSR). The time-stamp timer is used by the ATM and the HDLC controllers. For application examples, see [Section 30.5.3, “ABR Flow Control Setup,”](#) and [Section 36.6, “HDLC Mode Register \(FPSMR\).”](#)

	0	4	5	6	15
Field	—			RTE	RTPS (Timer Prescale)
Reset	0000_0000_0000_0000				
R/W	R/W				
Addr	0x0x119DC				

Figure 14-4. RISC Time-Stamp Control Register (RTSCR)

[Table 14-4](#) describes RTSCR fields.

Table 14-4. RTSCR Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5	RTE	Time stamp enable. 0 Disable time-stamp timer. 1 Enable time-stamp timer.
6–15	RTPS	Time-stamp timer pre-scale. Must be programmed to generate a 1- μ s period input clock to the time-stamp timer. (Time-stamp frequency = (CPM frequency)/(RTPS+2))

14.3.9 RISC Time-Stamp Register (RTSR)

The RISC time-stamp register (RTSR), shown in [Figure 14-5](#), contains the time stamp.

	0	15
Field	Time Stamp	
Reset	—	
R/W	R	
Addr	0x0x119E0	
	16	31
Field	Time Stamp	
Reset	—	
R/W	R	
Addr	0X119E2	

Figure 14-5. RISC Time-Stamp Register (RTSR)

After reset, setting RTSCR[RTE] causes the time stamp to start counting microseconds from zero.

14.3.10 RISC Microcode Revision Number

Associated with each version of CPM microcode, is a number (REV_NUM) that uniquely identifies that specific microcode. This number is hard-coded into the microcode which is stored in the CPM's internal ROM. At power-up, the Communication Processor (CP) reads this number, and proceeds to store it into the miscellaneous parameter RAM portion of the CPM's internal dual-port Ram (DPR). The user can then access this location in DPR to determine which version of CPM microcode is contained in that device. [Table 14-5](#) describes which microcode version numbers are associated with each silicon revision.

Table 14-5. RISC Microcode Revision Number

Address	Name	Width	Description
RAM Base + 0x8AF0	REV_NUM	Hword	Microcode revision number. If working with newer silicon than what is shown below, consult the product page on the web. For .29µm (HiP3) devices: Rev A.1—0x0001 Rev B.2—0x003B Rev C.2—0x007B For .25µm (HiP4) devices: Rev A.0—0x000D Rev B.1—0x002D Rev C.0—0x002D
RAM Base + 0x8AF2	—	Hword	Reserved

14.4 Command Set

The core issues commands to the CP by writing to the CP command register (CPCR). The CPCR rarely needs to be accessed. For example, to terminate the transmission of an SCC's frame without waiting until the end, a STOP TX command must be issued through the CP command register (CPCR).

14.4.1 CP Command Register (CPCR)

The core should set CPCR[FLG], shown in Figure 14-6, when it issues a command and the CP clears FLG after completing the command, thus indicating to the core that it is ready for the next command. Subsequent commands to the CPCR can be given only after FLG is clear. However, the software reset command issued by setting RST does not depend on the state of FLG, but the core should still set FLG when setting RST.




Figure 14-6. CP Command Register (CPCR)

Table 14-6 describes CPCR fields.

Table 14-6. CP Command Register Field Descriptions

Bit	Name	Description
0	RST	Software reset command. Set by the core and cleared by the CP. When this command is executed, RST and FLG bit are cleared within two general system clocks. The CPM reset routine is approximately 60 clocks long, but the user can begin initialization of the CPM immediately after this command is issued. RST is useful when the core wants to reset the registers and parameters for all the channels (FCCs, SCCs, SMCs, SPI, I ² C, MCC) as well as the CP and RISC timer tables. However, this command does not affect the serial interface (SIx) or parallel I/O registers.
1–5	PAGE	Indicates the parameter RAM page number associated with the sub-block being served. See the SBC description for page numbers.

Table 14-6. CP Command Register Field Descriptions (continued)

Bit	Name	Description																																																																		
6–10	SBC	Sub-block code. Set by the core to specify the sub-block on which the command is to operate. Set according to OPCODE[28-31]. Refer to Table 13-7.																																																																		
		<table border="1"> <thead> <tr> <th>Sub-block</th> <th>Code</th> <th>Page</th> <th>Sub-block</th> <th>Code</th> <th>Page</th> </tr> </thead> <tbody> <tr> <td>FCC1¹</td> <td>01110: ATM transmit (OPCODE = 1010) 10000: all other commands</td> <td>00100</td> <td>SPI</td> <td>01010</td> <td>01001</td> </tr> <tr> <td>FCC2¹</td> <td>01110: ATM transmit (OPCODE = 1010) 10001: all other commands</td> <td>00101</td> <td>I²C</td> <td>01011</td> <td>01010</td> </tr> <tr> <td>FCC3</td> <td>10010</td> <td>00110</td> <td>Timer</td> <td>01111</td> <td>01010</td> </tr> <tr> <td>SCC1</td> <td>00100</td> <td>00000</td> <td>MCC1²</td> <td>11100</td> <td>00111</td> </tr> <tr> <td>SCC2</td> <td>00101</td> <td>00001</td> <td>MCC2</td> <td>11101</td> <td>01000</td> </tr> <tr> <td>SCC3</td> <td>00110</td> <td>00010</td> <td>IDMA1</td> <td>10100</td> <td>00111</td> </tr> <tr> <td>SCC4</td> <td>00111</td> <td>00011</td> <td>IDMA2</td> <td>10101</td> <td>01000</td> </tr> <tr> <td>SMC1</td> <td>01000</td> <td>00111</td> <td>IDMA3</td> <td>10110</td> <td>01001</td> </tr> <tr> <td>SMC2</td> <td>01001</td> <td>01000</td> <td>IDMA4</td> <td>10111</td> <td>01010</td> </tr> <tr> <td>RAND</td> <td>01110</td> <td>01010</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>	Sub-block	Code	Page	Sub-block	Code	Page	FCC1 ¹	01110: ATM transmit (OPCODE = 1010) 10000: all other commands	00100	SPI	01010	01001	FCC2 ¹	01110: ATM transmit (OPCODE = 1010) 10001: all other commands	00101	I ² C	01011	01010	FCC3	10010	00110	Timer	01111	01010	SCC1	00100	00000	MCC1 ²	11100	00111	SCC2	00101	00001	MCC2	11101	01000	SCC3	00110	00010	IDMA1	10100	00111	SCC4	00111	00011	IDMA2	10101	01000	SMC1	01000	00111	IDMA3	10110	01001	SMC2	01001	01000	IDMA4	10111	01010	RAND	01110	01010			
		Sub-block	Code	Page	Sub-block	Code	Page																																																													
		FCC1 ¹	01110: ATM transmit (OPCODE = 1010) 10000: all other commands	00100	SPI	01010	01001																																																													
		FCC2 ¹	01110: ATM transmit (OPCODE = 1010) 10001: all other commands	00101	I ² C	01011	01010																																																													
		FCC3	10010	00110	Timer	01111	01010																																																													
		SCC1	00100	00000	MCC1 ²	11100	00111																																																													
		SCC2	00101	00001	MCC2	11101	01000																																																													
		SCC3	00110	00010	IDMA1	10100	00111																																																													
		SCC4	00111	00011	IDMA2	10101	01000																																																													
SMC1	01000	00111	IDMA3	10110	01001																																																															
SMC2	01001	01000	IDMA4	10111	01010																																																															
RAND	01110	01010																																																																		
11–14	—	Reserved																																																																		
15	FLG	Command semaphore flag. Set by the core and cleared by the CP. 0 The CP is ready to receive a new command. 1 The CPCPR contains a command that the CP is currently processing. The CP clears this bit at the end of command execution or after reset.																																																																		
16–17	—	Reserved																																																																		
18–25	MCN	MCC channel number. Specifies the channel number in the case of an MCC command. In FCC protocols, this field contains the protocol code as follows: 0x00 HDLC/transparent 0x0A ATM ³ 0x0C Ethernet																																																																		
26-27	—	Reserved																																																																		
28–31	OPCODE	Operation code. Settings are listed in Table 14-7 .																																																																		

¹ Set according to OPCODE[28-31]. If OPCODE is 1010, SBC must be 01110. Refer to [Table 14-7](#). ATM functionality not available on the MPC8250.

² Not available on the MPC8250 and the MPC8255.

³ Not available on the MPC8250.

14.4.1.1 CP Commands

The CP command opcodes are shown in [Table 14-7](#).

Table 14-7. CP Command Opcodes

Opcode	Channel									
	FCC	SCC	SMC (UART/Transparent)	SMC (GCI)	SPI	I ² C	IDMA	MCC	Timer	Special
0000	INIT RX AND TX PARAMS	INIT RX AND TX PARAMS	INIT RX AND TX PARAMS	INIT RX AND TX PARAMS	INIT RX AND TX PARAMS	INIT RX AND TX PARAMS	—	INIT RX AND TX PARAMS	—	—
0001	INIT RX PARAMS	INIT RX PARAMS	INIT RX PARAMS	—	INIT RX PARAMS	INIT RX PARAMS	—	INIT RX PARAMS	—	—
0010	INIT TX PARAMS	INIT TX PARAMS	INIT TX PARAMS	—	INIT TX PARAMS	INIT TX PARAMS	—	INIT TX PARAMS	—	—
0011	ENTER HUNT MODE	ENTER HUNT MODE	ENTER HUNT MODE	—	—	—	—	INIT MCC RX AND TX PARAMS (one channel) ¹	—	—
0100	STOP TX	STOP TX	STOP TX	—	—	—	—	MCC STOP TX	—	—
0101	GRACEFUL STOP TX	GRACEFUL STOP TX	—	—	—	—	—	INIT MCC TX PARAMS (one channel) ¹	—	—
0110	RESTART TX	RESTART TX	RESTART TX	—	—	—	—	INIT MCC RX PARAMS (one channel) ¹	—	—
0111	—	CLOSE RX BD	CLOSE RX BD	—	CLOSE RX BD	CLOSE RX BD	—	MCC RESET ¹	—	—
1000	SET GROUP ADDRESS	SET GROUP ADDRESS	—	—	—	—	—	—	SET TIMER	—
1001	—	—	—	GCI TIMEOUT	—	—	START IDMA	MCC STOP RX	—	—
1010	ATM TRANSMIT COMMAND ²	RESET BCS	—	GCI ABORT REQUEST	—	—	—	—	—	—
1011	—	—	—	—	—	—	STOP IDMA	—	—	—
1100	—	—	—	—	—	—	—	—	—	RANDOM NUMBER
11xx	Undefined. Reserved for use by Freescale-supplied RAM microcodes.									

¹ Not available on .29µm (HiP3) Rev A.1 devices.

² See FCC1 and FCC2 in SBC[6-10] in Table 13-6. Not available on the MPC8250.

NOTE

If a reserved command is issued, the CPM enters an unknown state that requires an external reset to recover.

The commands in [Table 14-7](#) are described in [Table 14-8](#).

Table 14-8. Command Descriptions

Command	Description
INIT TX AND RX PARAMS	Initialize transmit and receive parameters. Initializes the transmit and receive parameters in the parameter RAM to the values that they had after the last reset of the CP. This command is especially useful when switching protocols on a given peripheral controller.
INIT MCC RX AND TX PARAMS — ONE CHANNEL ¹	Initialize receive and transmit parameters. Initializes the receive and transmit parameters of the peripheral controller. Differs from INIT RX AND TX PARAMS in that, for the MCCs, issuing INIT RX AND TX PARAMS initializes 32 consecutive channels beginning with the channel number specified in CPCR[MCN], but issuing INIT MCC RX AND TX—ONE CHANNEL initializes only the channel in the command; see Section 28.7, “MCC Commands.”
INIT RX PARAMS	Initialize receive parameters. Initializes the receive parameters of the peripheral controller. Note that for the MCCs, issuing this command initializes only 32 channels at a time; see Section 28.7, “MCC Commands.”
INIT MCC RX PARAMS—ONE CHANNEL ¹	Initialize MCC receive parameters for only a single channel according to MCC channel number field. See Section 28.7, “MCC Commands.”
INIT TX PARAMS	Initialize transmit parameters. Initializes the transmit parameters of the peripheral controller. Note that for the MCCs, issuing this command initializes only 32 channels at a time; see Section 28.7, “MCC Commands.”
INIT TX PARAMS—ONE CHANNEL ¹	Initialize MCC transmit parameters for only a single channel according to MCC channel number field. See Section 28.7, “MCC Commands.”
ENTER HUNT MODE	Enter hunt mode. Causes the receiver to stop receiving and begin looking for a new frame. The exact operation of this command may vary depending on the protocol used.
STOP TX	Stop transmission. Aborts the transmission from this channel as soon as the transmit FIFO has been emptied. It should be used in cases where transmission needs to be stopped as quickly as possible. Transmission proceeds when the RESTART command is issued.
GRACEFUL STOP TX	Graceful stop transmission. Stops the transmission from this channel as soon as the current frame has been fully transmitted from the transmit FIFO. Transmission proceeds when the RESTART command is issued and the R-bit is set in the next TxBD.
RESTART TX	Restart transmission. Once the STOP TX command has been issued, this command is used to restart transmission at the current BD.
CLOSE RXBD	Close RxBD. Causes the receiver to close the current RxBD, making the receive buffer immediately available for manipulation by the user. Reception continues using the next available BD. Can be used to access the buffer without waiting until the buffer is completely filled by the SCC.
START IDMA	See Section 19.9, “IDMA Commands.”
STOP IDMA	See Section 19.9, “IDMA Commands.”
SET TIMER	Set timer. Activates, deactivates, or reconfigures one of the 16 timers in the RISC timer table.

Table 14-8. Command Descriptions (continued)

Command	Description
SET GROUP ADDRESS	Set group address. Sets a bit in the hash table for the Ethernet logical group address recognition function.
GCI ABORT REQUEST	GCI abort request. The GCI receiver sends an abort request on the E-bit.
GCI TIMEOUT	GCI time-out. The GCI performs the timeout function.
RESET BCS	Reset block check sequence. Used in BISYNC mode to reset the block check sequence calculation.
MCC STOP TRANSMIT	See Section 28.7, "MCC Commands."
MCC STOP RECEIVE	See Section 28.7, "MCC Commands."
MCC RESET ¹	MCC reset. Provides a hard reset to the MCC FIFOs. See Section 28.7, "MCC Commands." To use this command, software should execute the following sequence: <ol style="list-style-type: none"> 1 Disable the TDM by clearing the appropriate enable bit in SixGMR[4-7] (See Table 14-4, "SixGMR Field Descriptions."). 2 Issue the MCC RSET command. 3 Issue the INIT RX AND TX command. 4 Reprogram the specific MCC channel, global parameters, and any BDs that need to be updated. 5 Set the appropriate enable bit in SixGMR[4-7]. (See Table 14-4, "SixGMR Field Descriptions.").
ATM TRANSMIT ²	See Section 30.14, "ATM Transmit Command."
RANDOM NUMBER	Generate a random number and put it in dual-port RAM; see RAND in Table 14-10.

¹ Not available on .29µm (HiP3) Rev A.1 devices.

² Not available on the MPC8250.

14.4.2 Command Register Example

To perform a complete reset of the CP, the value 0x8001_0000 should be written to the CPCRR. Following this command, the CPCRR returns the value 0x0000_0000 after two clocks.

14.4.3 Command Execution Latency

The worst-case command execution latency is 200 clocks and the typical command execution latency is about 40 clocks.

14.5 Dual-Port RAM

The CPM static RAM (24 Kbyte on 0.29µm (HiP3) devices and 32 Kbyte on 0.25µm (HiP4) devices) is shown in [Figure 14-7](#).




Figure 14-7. Dual-Port RAM Block Diagram

The dual-port RAM can be accessed by the following:

- CP load/store unit
- CP block transfer module (BTM)
- CP instruction fetcher (when executing microcode from RAM)
- G2 60x slave
- SDMA 60x bus
- SDMA local bus

Note that the dual-port RAM should not be cached.

Figure 14-8 shows the memory map of the dual-port RAM.

NOTE

Starting at address 0x4000 on .25µm (HiP4) devices, an extra 8 Kbytes is available for microcode execution only and cannot be used for data buffers or BDs. However, when not used for microcode, the extra 8 Kbytes can be accessed from the 60x bus for general purpose internal storage. On .29µm (HiP3) revisions of the PowerQUICC II, this space is reserved.

0x0000	Bank #1 BD/Data/ μ Code 2 KBytes	0x4000	Bank #13 Microcode 2 KBytes ¹	0x8000	Bank #9 Parameter RAM 2 KBytes
0x0800	Bank #2 BD/Data/ μ Code 2 KBytes	0x4800	Bank #14 Microcode 2 KBytes ¹	0x8800	Bank #10 Parameter RAM 2 KBytes (Partially Reserved)
0x1000	Bank #3 BD/Data/ μ Code 2 KBytes	0x5000	Bank #15 Microcode 2 KBytes ¹	0x9000	Reserved
0x1800	Bank #4 BD/Data/ μ Code 2 KBytes	0x5800	Bank #16 Microcode 2 KBytes ¹		
0x2000	Bank #5 BD/Data/ μ Code 2 KBytes	0x6000	Reserved		
0x2800	Bank #6 BD/Data/ μ Code 2 KBytes				
0x3000	Bank #7 BD/Data 2 KBytes			0xB000	
0x3800	Bank #8 BD/Data 2 KBytes			0xB800	Bank #12 FCC Data 2 KBytes

¹ Reserved on .29 μ m (HiP3) devices.

Figure 14-8. Dual-Port RAM Memory Map

The dual-port RAM data bus is 64-bits wide. The RAM is used for the following tasks:

- To store parameters associated with the FCCs, SCCs, MCCs, SMCs, SPI, I²C, and IDMA in the parameter RAM.
- To store buffer descriptors (BDs).
- To hold data buffers (optional because data can also be stored in external memory).
- For temporary storage of FCC data moving to/from an FCC FIFO (using the BTM) from/to external memory (using SDMA).
- To store RAM microcode for the CP. This feature allows Freescale to add protocols in the future.
- For additional scratch-pad RAM space for user software.

The RAM is designed to serve multiple requests at the same cycle, as long as they are not in the same bank.

Only the parameters in the parameter RAM and the microcode RAM option require fixed addresses to be used. The BDs, buffer data, and scratchpad RAM can be located in the dual-port system RAM or in any

unused parameter RAM, such as, in the area made available when a peripheral controller or sub-block is not being used.

Microcode can be executed from the first 12 Kbytes. To ensure an uninterrupted instruction stream (one per cycle), no other agent is allowed to use a RAM bank used by the microcode. Since the first 12 Kbytes are divided to six 2-Kbyte banks, RAM microcode occupies 2, 4, 6, 8, 10, or 12 Kbytes of RAM, depending on RCCR[ERAM]; see [Section 14.3.7, “RISC Controller Configuration Register \(RCCR\).”](#)

14.5.1 Buffer Descriptors (BDs)

The peripheral controllers (FCCs, SCCs, SMCs, MCCs, SPI, and I²C) always use BDs for controlling buffers and their BD formats are all the same, as shown in [Table 14-9](#).

Table 14-9. Buffer Descriptor Format

Address	Descriptor
Offset + 0	Status and control
Offset + 2	Data length
Offset + 4	High-order buffer pointer
Offset + 6	Low-order buffer pointer

If the IDMA is used in the buffer chaining or auto-buffer mode, the IDMA channel also uses BDs. They are described in [Section 19.3, “IDMA Emulation.”](#)

NOTE

The CPM accesses BDs by initiating a DMA cycle on either the 60x or local bus. If BDs are located in DPRAM, the CPM initiates a cycle on the 60x bus because DPRAM is a slave device on the 60x bus. Therefore, a system design should not plan to access the 60x bus simultaneously with DPRAM BD fetches.

14.5.2 Parameter RAM

The CPM maintains a section of RAM called the parameter RAM, which contains many parameters for the operation of the FCCs, SCCs, SMCs, SPI, I²C, and IDMA channels. An overview of the parameter RAM structure is shown in [Table 14-10](#).

The exact definition of the parameter RAM is contained in each protocol subsection describing a device that uses a parameter RAM. For example, the Ethernet parameter RAM is defined differently in some locations from the HDLC-specific parameter RAM.

Table 14-10. Parameter RAM

Page	Address ¹	Peripheral	Size (Bytes)
1	0x8000	SCC1	256
2	0x8100	SCC2	256
3	0x8200	SCC3	256
4	0x8300	SCC4	256
5	0x8400	FCC1	256
6	0x8500	FCC2	256
7	0x8600	FCC3 ²	256
8	0x8700	MCC1 ³	128
	0x8780	Reserved	124
	0x87FC	SMC1_BASE	2
	0x87FE	IDMA1_BASE	2
9	0x8800	MCC2	128
	0x8880	Reserved	124
	0x88FC	SMC2_BASE	2
	0x88FE	IDMA2_BASE	2
10	0x8900	Reserved	252
	0x89FC	SPI_BASE	2
	0x89FE	IDMA3_BASE	2
11	0x8A00	Reserved	224
	0x8AE0	RISC Timers	16
	0x8AF0	REV_NUM ⁴	2
	0x8AF2	Reserved	2
	0x8AF4	Reserved	4
	0x8AF8	RAND	4
	0x8AFC	I ² C_BASE	2
	0x8AFE	IDMA4_BASE	2
12-16	0x8B00	Reserved	1280

¹ Offset from RAM_BASE

² Reserved on the MPC8255.

³ Reserved on the MPC8250 and the MPC8255.

⁴ Refer to [Table 14-5](#).

14.6 RISC Timer Tables

The CP can control up to 16 software timers that are separate from the four general-purpose timers and the BRGs in the CPM. These timers are best used in protocols that do not require extreme precision, but in which it is preferable to free the core from scanning the software's timer tables. These timers are clocked from an internal timer that only the CP uses. The following is a list of the RISC timer tables important features.

- Supports up to 16 timers.
- Two timer modes: one-shot and restart.
- Maskable interrupt on timer expiration.
- Programmable timer resolution as fine as 7.7 μ s at 133 MHz (6.17 μ s at 166 MHz).
- Maximum timeout period of 31.8 seconds at 133 MHz (25.5 seconds at 166 MHz).
- Continuously updated reference counter.

All operations on the RISC timer tables are based on a fundamental tick of the CP's internal timer that is programmed in the RCCR. The tick is a multiple of 1,024 general system clocks; see [Section 14.3.7, "RISC Controller Configuration Register \(RCCR\)."](#)


The RISC timer tables have the lowest priority of all CP operations. Therefore, if the CP is so busy with other tasks that it does not have time to service the timer during a tick interval, one or more timer may not be updated accurately. This behavior can be used to estimate the worst-case loading of the CP; see [Section 14.6.10, "Using the RISC Timers to Track CP Loading."](#)

The timer table is configured using the RCCR, the timer table parameter RAM, and the RISC controller timer event/mask registers (RTER/RTMR), and by issuing SET TIMER to the CPCR.

14.6.1 RISC Timer Table Parameter RAM

Two areas of dual-port RAM, shown in [Figure 14-9](#), are used for the RISC timer tables:

- The RISC timer table parameter RAM
- The RISC timer table entries


Figure 14-9. RISC Timer Table RAM Usage

The RISC timer table parameter RAM area begins at the RISC timer base address and is used for the general timer parameters; see [Table 14-11](#).

Table 14-11. RISC Timer Table Parameter RAM

Offset ¹	Name	Description
0x00	TM_BASE	RISC timer table base address. The actual timers are a small block of memory in the dual-port RAM. TM_BASE is the offset from the beginning of the dual-port RAM where that block resides. Four bytes must be reserved at the TM_BASE for each timer used, (64 bytes if all 16 timers are used). If fewer than 16 timers are used, timers should be allocated in ascending order to save space. For example, only 8 bytes are required if two timers are needed and RISC timers 0 and 1 are enabled. TM_BASE should be word-aligned.
0x02	TM_PTR	RISC timer table pointer. This value is used exclusively by the CP to point to the next timer accessed in the timer table. It should not be modified by the user.
0x04	R_TMR	RISC timer mode register. This value is used exclusively by the CP to store the mode of the timer—one-shot (bit is 0) or restart (bit is 1). R_TMR should not be modified by the user. The SET TIMER command should be used instead.
0x06	R_TMV	RISC timer valid register. Used exclusively by the CP to determine if a timer is currently enabled. If the corresponding timer is enabled, a bit is 1. R_TMV should not be modified by the user. The SET TIMER command should be used instead.
0x08	TM_CMD	RISC timer command register. Used as a parameter location when the SET TIMER command is issued. The user should write this location before issuing the SET TIMER command. This register is defined in Section 14.6.2, “RISC Timer Command Register (TM_CMD).”
0x0C	TM_CNT	RISC timer internal count. A tick counter that the CP updates after each tick. The update occurs after the CP complete scanning the timer table. All 16 timers are scanned every tick interval regardless of whether any of them is enabled. It is updated if the CP's internal timer is enabled, regardless of whether any of the 16 timers are enabled and it can be used to track the number of ticks the CP receives and responds to. TM_CNT is updated only after the last timer (timer 15) has been serviced. If the CP is so busy with other tasks that it does not have time to service all the timers during a tick interval, and timer 15 has not been serviced, then TM_CNT would not be updated in that tick interval.

¹ Offset from timer base address (0x8AE0)

14.6.2 RISC Timer Command Register (TM_CMD)

Figure 14-10 shows the RISC timer command register (TM_CMD).




Figure 14-10. RISC Timer Command Register (TM_CMD)

TM_CMD fields are described in Table 14-12.

Table 14-12. TM_CMD Field Descriptions

Bits	Name	Description
0	V	Valid. This bit should be set to enable the timer and cleared to disable it.
1	R	Restart. Should be set for an automatic restart or cleared for a one-shot operation of the timer.
2–11	—	Reserved. These bits should be written with zeros.
12–15	TN	Timer number. A value from 0–15 signifying which timer to use—an offset into the timer table entries.
16–31	TP	Timer period. The 16-bit timeout value of the timer is zero-based. The minimum value is 1 and is programmed by writing 0x0000 to the timer period. The maximum value of the timer is 65,536 and is programmed by writing 0xFFFF.

14.6.3 RISC Timer Table Entries

The 16 timers are located in the block of memory following the TM_BASE location; each timer occupies 4 bytes. The first half-word forms the initial value of the timer written during the execution of the SET TIMER command and the next half-word is the current value of the timer that is decremented until it reaches zero. These locations should not be modified by the user. They are documented only as a debugging aid for user code. Use the SET TIMER command to initialize table values.

14.6.4 RISC Timer Event Register (RTER)/Mask Register (RTMR)

The RTER is used to report events recognized by the 16 timers and to generate interrupts. RTER can be read at any time. Bits are cleared by writing ones; writing zeros does not affect bit values.

The RISC timer mask register (RTMR) is used to enable interrupts that can be generated in the RTER. Setting an RTMR bit enables the corresponding interrupt in the RTER; clearing a bit masks the corresponding interrupt. An interrupt is generated only if the RISC timer table bit is set in the SIU interrupt mask register; see Section 4.3.1.5, “SIU Interrupt Mask Registers (SIMR_H and SIMR_L).”

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	TMR 15	TMR 14	TMR 13	TMR 12	TMR 11	TMR 10	TMR 9	TMR 8	TMR 7	TMR 6	TMR 5	TMR 4	TMR 3	TMR 2	TMR 1	TMR 0
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x119D6 (RTER)/0x0x119DA (RTMR)															

Figure 14-11. RISC Timer Event Register (RTER)/Mask Register (RTMR)

14.6.5 SET TIMER Command

The SET TIMER command is used to enable, disable, and configure the 16 timers in the RISC timer table and is issued to the CPCR. This means the value 0x29E1008 should be written to CPCR. However, before writing this value, the user should program the TM_CMD fields. See [Section 14.6.2, “RISC Timer Command Register \(TM_CMD\).”](#)

14.6.6 RISC Timer Initialization Sequence

The following sequence initializes the RISC timers:

1. Configure RCCR to determine the preferred tick interval for the entire timer table. The TIME bit is normally set at this time but can be set later if all RISC timers need to be synchronized.
2. Determine the maximum number of timers to be located in the timer table. Configure the TM_BASE in the RISC timer table parameter RAM to point to a location in the dual-port RAM with $4 \times n$ bytes available, where n is the number of timers. If n is less than 16, use timer 0 through timer $n-1$ to save space.
3. Clear the TM_CNT field in the RISC timer table parameter RAM to show how many ticks elapsed since the RISC internal timer was enabled. This step is optional.
4. Clear RTER, if it is not already cleared. Write ones to clear this register.
5. Configure RTMR to enable the timers that should generate interrupts. Ones enable interrupts.
6. Set the RISC timer table bit in the SIU interrupt mask register (SIMR_L[RTT]) to generate interrupts to the system. The SIU interrupt controller may require other initialization not mentioned here.
7. Configure the TM_CMD field of the RISC timer table parameter RAM. At this point, determine whether a timer is to be enabled or disabled, one-shot or restart, and what its timeout period should be. If the timer is being disabled, the parameters (other than the timer number) are ignored.
8. Issue the SET TIMER command by writing 0x29E1_0008 to the CPCR.
9. Repeat the preceding two steps for each timer to be enabled or disabled.

14.6.7 RISC Timer Initialization Example

The following sequence initializes RISC timer 0 to generate an interrupt approximately every second using a 133-MHz general system clock:

1. Write 111111 to RCCR[TIMEP] to generate the slowest clock. This value generates a tick every 65,536 clocks, which is every 485 μ s at 133 MHz.
2. Configure the TM_BASE in the RISC timer table parameter RAM to point to a location in the dual-port RAM with 4 bytes available. Assuming the beginning of dual-port RAM is available, write 0x0000 to TM_BASE.
3. (Optional) Write 0x0000 to the TM_CNT field in the RISC timer table parameter RAM to see how many ticks elapsed since the RISC internal timer was enabled.
4. Write 0xFFFF to the RTER to clear any previous events.
5. Write 0x0001 to the RTMR to enable RISC timer 0 to generate an interrupt.
6. Write 0x0002_0000 to the SIU interrupt mask register (SIMR_L) to allow the RISC timers to generate a system interrupt. Initialize the SIU interrupt configuration register.
7. Write 0xC000_080D to the TM_CMD field of the RISC timer table parameter RAM. This enables RISC timer 0 to timeout after 2,061(decimal) ticks of the timer. The timer automatically restarts after it times out.
8. Write 0x29E1_0008 to the CPCR to issue the SET TIMER command.
9. Set RCCR[TIME] to enable the RISC timer to begin operation.

14.6.8 RISC Timer Interrupt Handling

The following sequence describes what normally would occur within an interrupt handler for the RISC timer tables:

1. Once an interrupt occurs, read RTER to see which timers have caused interrupts. The RISC timer event bits are usually cleared by this time.
2. Issue additional SET TIMER commands at this time or later, as preferred. Nothing needs to be done if the timer is being automatically restarted for a repetitive interrupt.
3. Clear the RTT bit in the SIU interrupt pending register (SIPNR_L).
4. Execute the RTE instruction.

14.6.9 RISC Timer Table Scan Algorithm

The CP scans the timer table once every tick. It handles each of the 16 timers at its turn and checks for other requests with higher priority to service, before handling the next one. For each valid timer in the table, the CP decrements the count and checks for a timeout. If none occurs, the CP moves to the next timer. If a timeout occurs, the CP sets the corresponding event bit in RTER. Then the CP checks to see if the timer is to be restarted and if it is, the CP leaves the timer's valid bit set in the R_TMV location and resets the current count to the initial count. Otherwise, it clears R_TMV. Once the timer table scanning has completed, the CP updates the TM_CNT value in the RISC timer table parameter RAM and stops working on the timer tables until the next tick.

If a SET TIMER command is issued, the CP makes the appropriate modifications to the timer table and parameter RAM, but does not scan the timer table until the next tick of the internal timer. It is important to use the SET TIMER command to properly synchronize timer table modifications to the execution of the CP.

14.6.10 Using the RISC Timers to Track CP Loading

The RISC timers can be used to track CP loading. The following sequence provides a way to use the 16 RISC timers to determine if the CP ever exceeds the 96% utilization level during any tick interval. Removing the timers adds a 4% margin to the CP utilization level, but the aggressive user can use this technique to push CP performance to its limit. The user should use the standard initialization sequence and incorporate the following differences:

1. Program the tick of the RISC timers to be every $1,024 \times 16 = 16,384$ system clocks.
2. Disable RISC timer interrupts, if preferred.
3. Using the SET TIMER command, initialize all 16 RISC timers to have a timer period of 0xFFFF, which equates to 65,536.
4. Program one of the four general-purpose timers to increment once every tick. The general-purpose timer should be free-running and should have a timeout of 65,536.
5. After a few hours of operation, compare the general-purpose timer to the current count of RISC timer 15. If it is more than two ticks different from the general-purpose timer, the CP has, during some tick interval, exceeded the 96% utilization level.


NOTE

General-purpose timers are up counters, but RISC timers are down counters. The user should take this under consideration when comparing timer counts.

Chapter 15

Serial Interface with Time-Slot Assigner

Figure 15-1 shows a block diagram of the time-slot assigner (TSA). Two SI blocks in the PowerQUICC II (SI1 and SI2), can be programmed to handle eight TDM lines concurrently with the same flexibility described in this manual. TDM channels on SI1 are referred to as TDMa1, TDMb1, TDMc1, TDMd1; TDM channels on SI2 are TDMa2, TDMb2, TDMc2, TDMd2.



Notes

The CPM mux and the MCCs are not part of the SI. (See their chapters for details.)

¹ Not available on the MPC8250.

Figure 15-1. SI Block Diagram

If the TSA is not used as intended, it can be used to generate complex wave forms on dedicated output pins. For instance, it can program these pins to implement stepper motor control or variable-duty cycle and period control on-the-fly.

15.1 Features

Each SI has the following features:

- Can connect to four independent TDM channels. Each TDM can be one of the following:
 - T1 or E1 line
 - Integrated services digital network primary rate (PRI)
 - An ISDN basic rate–interchip digital link (IDL) channel in up to four TDM channels—each IDL channel requires support from a separate SCC
 - ISDN basic rate–general circuit interface (GCI) in up to two TDM channels—each GCI channel requires support from a separate SMC
 - E3 or DS3 clear channel on TDMA only (parallel-nibble interface)
 - User-defined interfaces
- Independent, programmable transmit and receive routing paths
- Independent transmit and receive frame syncs allowed
- Independent transmit and receive clocks allowed
- Selection of rising/falling clock edges for the frame sync and data bits
- Supports 1× and 2× input clocks (1 or 2 clocks per data bit)
- Selectable delay (0–3 bits) between frame sync and frame start
- Four programmable strobe outputs and four (2×) clock output pins
- 1- or 8-bit resolution in routing, masking, and strobe selection
- Supports frames up to 16,384 bits long
- Internal routing and strobe selection can be dynamically programmed
- Supports automatic echo and loopback mode for each TDM
- Maximum TDM frequency is serial-dependent:

— for MCCs	$\frac{\text{CPM Clock}}{7}$
— for FCCs transparent — for FCCs HDLC	$\frac{\text{CPM Clock}}{4}$
— for FCCs HDLC nibble mode	$\frac{\text{CPM Clock}}{6}$
— for all other serials	$\frac{\text{CPM Clock}}{3}$

For the MCC route, the SI performs the following features:

- Up to 128 independent communication channels (64-Kbps per channel)
- Arbitrary mapping of any TDM time slots
- Can connect up to four independent TDM channels. Each TDM channel can support up to 128 channels (all four channels can support up to 128 channels together).

- Independent mapping for receive/transmit
- Individual channel echo or loop mode
- Global echo or loop mode through the SI

15.2 Overview


The TSA implements both internal route selection and time-division multiplexing (TDM) for multiplexed serial channels. The TSA supports the serial bus rate and format for most standard TDM buses, including T1 and E1 highways, pulse-code modulation (PCM) highway, and the ISDN buses in both basic and primary rates. The two popular ISDN basic rate buses (interchip digital link (IDL) and general-circuit interface (GCI), also known as IOM-2) are supported.

Because each SI supports four TDMs, it is possible to simultaneously support a combination of up to eight T1 or E1 lines, and basic rate or primary rate ISDN channels.

The TDMA channel can support E3 or DS-3 rates as a clear channel in a parallel-nibble interface (FCC in HDLC mode, clock ratio 1/6) or serial interface (clock ratio 1/4).

TSA programming is independent of the protocol used. The serial controllers can be programmed for any synchronous protocol without affecting TSA programming. The TSA simply routes programmed portions of the received data frame from the TDM pins to the target controller, while the target controller handles the received data in the actual protocol.

In its simplest mode, the TSA identifies the frame using one sync pulse and one clock signal provided externally by the user. This can be enhanced to allow independent routing of the receive and transmit data on the TDM. Additionally, the definition of a time-slot need not be limited to 8 bits or even to a single contiguous position within the frame. Finally, the user can provide separate receive and transmit syncs as well as clocks. [Figure 15-2](#) shows example TSA configurations ranging from the simplest to the most complex.



NOTE: The two shaded areas off SCC2 Rx are received as one high-speed data stream by SCC2 Rx stored together in the same data buffers

Figure 15-2. Various Configurations of a Single TDM Channel

At its most flexible, the TSA can provide four separate TDM channels, each with independent receive and transmit routing assignments and independent sync pulse and clock inputs. Thus, the TSA can support eight, independent, half-duplex TDM sources, four in reception and four in transmission, using eight sync inputs and eight clock inputs. Figure 15-3 shows a dual-channel example.




Figure 15-3. Dual TDM Channel Example

In addition to channel programming, the TSA supports up to four strobe outputs that may be asserted on a bit or byte basis. These strobes are completely independent from the channel routing used by the SCCs and SMCs. The strobe outputs are useful for interfacing to other devices that do not support the multiplexed interface or for enabling/disabling three-state I/O buffers in a multiple-transmitter architecture. Notice that open-drain programming on the TXDx pins that supports a multiple-transmitter architecture occurs in the parallel I/O block. These strobes can also be used for generating output wave forms to support such applications as stepper-motor control.

Most TSA programming is done in the two 256- × 16-bit SIx RAMs. These SIx RAMs are directly accessible by the core in the internal register section of the PowerQUICC II and are not associated with the dual-port RAM. One SIx RAM is always used to program the transmit routing; the other is always used

to program the receive routing. SIx RAMs can be used to define the number of bits/bytes to be routed to the MCC, FCC, SCC, or SMC and determine when external strobes are to be asserted and negated.

The size of the SIx RAM available for time-slot programming depends on the user's configuration. The user defines how many of the 256 entries are related to each TDM. The resolution of the division is by fractions of 32. If on-the-fly changes are allowed, the SIx RAM entries are reduced according to the user's programming. The maximum frame length that can be supported in any configuration is 16,384 bits.

The maximum external serial clock that may be an input to the TSA is CPM CLK/3.

The SI supports two testing modes—echo and loopback.

- The echo mode provides a return signal from the physical interface by retransmitting the signal it has received. The physical interface echo mode differs from the individual FCC or SCC echo mode in that it can operate on the entire TDM signal rather than just on a particular serial channel.
- Loopback mode causes the physical interface to receive the same signal it is sending. The SI loopback mode checks more than the individual serial loopback; it checks both the SI and the internal channel routes.

NOTE

The flexibility described in the preceding section can be applied to each of the four TDM channels and to all serial interfaces independently.

15.3 Enabling Connections to TSA

Each serial interface can be independently enabled to connect to one of the following: TSA, UTOPIA, MII, or dedicated external pins. Note the following:

- Each FCC can be connected to a dedicated MII or one of four TDMs. FCC1 can also be connected to a 8-/16-bit UTOPIA level-2 interface; FCC2 can also be connected to an 8-bit UTOPIA level-2 interface.
- Each SCC or SMC can be connected to one of four TDMs or to its own set of pins.
- The MCC can be connected to one of the four TDMs with different numbers of channels.

The four TDMs are connected to four independent TDM interfaces. [Figure 15-4](#) illustrates the connection between the TSA and the serial interfaces. The connection is made by programming the CPM mux. See [Chapter 16, “CPM Multiplexing.”](#) Once the connections are made, the exact routing decisions are made in the SIx RAM.




Figure 15-4. Enabling Connections to the TSA

15.4 Serial Interface RAM

Each SI has a transmit RAM and a receive RAM, each with four banks of 64 halfword entries that enable it to control TDM channel routing to all serial devices, including the MCCs. The SIx RAMs are uninitialized after power-on reset; unwanted results can occur if the user does not program them before enabling the multiplexed channels.

Each 16-bit SI RAM entry defines the routing of 1–8 bits or bytes at a time. In addition to the routing, up to four strobe pins (logic OR of four strobes in the transmit RAM and four in receive RAM) can be asserted according to the programming of the RAMs. The four SIx RAM banks can be configured in many different ways to support various TDM channels. The user can define the size of each SIx RAM that is related to a certain TDM channel by programming the starting bank of that TDM. Programming the starting shadow bank address, described in [Section 15.5.3, “SIx RAM Shadow Address Registers \(SIxRSR\),”](#) determines whether this RAM has a shadow for changing SIx RAM entries while the TDM channel is active. This reduces the number of available SIx RAM entries for that TDM.

15.4.1 One Multiplexed Channel with Static Frames

The example in Figure 15-5. shows one of many possible settings. With this configuration, the SIx RAM has 256 entries for transmit data and strobe routing and 256 entries for receive data and strobe routing. This configuration should be chosen only when one TDM is required and the routing on that TDM does not need to be dynamically changed. The number of entries available in the SIx RAM is determined by the user.




Figure 15-5. One TDM Channel with Static Frames and Independent Rx and Tx Routes

15.4.2 One Multiplexed Channel with Dynamic Frames

In the configuration shown in Figure 15-6., one multiplexed channel has 256 entries for transmit data and strobe routing and 256 entries for receive data and strobe routing. Each RAM has two sections, the current-route RAM and a shadow RAM for changing serial routing dynamically.

After programming the shadow RAM, the user sets SIxCMDR[CSR xn] for the associated channel. When the next frame sync arrives, the SI automatically exchanges the current-route RAM for the shadow RAM. See [Section 15.4.5, “Static and Dynamic Routing.”](#)




Figure 15-6. One TDM Channel with Shadow RAM for Dynamic Route Change

This configuration should be chosen when only one TDM is needed, but dynamic rerouting may be needed on that TDM. Similarly, for two TDM channels, the number of SIx RAM entries are reduced for every TDM channel programmed for shadow mode.

15.4.3 Programming SIx RAM Entries

The programming of each entry in the SIx RAM determines the routing of the serial bits (or bit groups) and the assertion of strobe outputs. If MCC is set, the entry refers to the corresponding MCC; otherwise, it refers to other serial controllers. [Figure 15-7](#) shows the entry fields for both cases.

The use of MCC slots is restricted for slots with lengths up to a single byte. For channels, that require more than a single byte, superchannel or slot splitting is mandatory.

	0	1	2	3	4	5	6	7	10	11	13	14	15	
Field	MCC = 0	SWTR	SSEL1	SSEL2	SSEL3	SSEL4	0	CSEL	CNT	BYT	LST			
	MCC = 1	LOOP/ECHO	SUPER	MCSEL						CNT	BYT	LST		
R/W	R/W													
Addr	See Chapter 3, "Memory Map."													

Figure 15-7. SIx RAM Entry Fields

When MCC = 0, the SIx RAM entry fields function as described in [Table 15-1](#).

Table 15-1. S1x RAM Entry (MCC = 0)

Bits	Name	Description
0	MCC	The entry controls the functionality of the other bits in the S1x RAM entry. 0 The entry refers to other serial controllers (FCCs, SCCs, SMC, according to the CSEL field). 1 The entry refers to the MCC.
1	SWTR	Switch Tx and Rx. Valid only in the receive route RAM and ignored in the transmit route RAM. SWTR affects the operation of both L1RXD and L1TXD. SWTR is set only in special situations where the user prefers to receive data from a transmit pin and transmit data on a receive pin. For instance, where devices A and B are connected to the same TDM, each with different time-slots. Normally, there is no opportunity for stations A and B to communicate with each other directly over the TDM, because they both receive the same TDM receive data and transmit on the same TDM transmit signal. 0 Normal operation of L1TXD and L1RXD. 1 Data for this entry is sent on L1RXD and received from L1TXD. See Figure 15-8. for details.
2–5	SSELx	Strobe select. There are four strobes available that can be assigned to the receive RAM and asserted/negated with the received clock of this TDM channel (L1RCLKx). They can also be assigned to the transmit RAM and asserted/negated with the transmit clock of this TDM channel (L1TCLKx). Each bit corresponds to the value the strobe should have during this bit/byte group. There are four strobe pins for all eight strobe bits in the S1x RAM entries, so the value on a strobe pin is the logical OR of the Rx and Tx RAM entry strobe bits. Multiple strobes can be asserted simultaneously. A strobe configured to be asserted in consecutive S1x RAM entries remains continuously asserted for both entries. A strobe asserted on the last entry in a table is negated after the last entry is processed. Note: Each strobe is changed with the corresponding RAM clock and is output only if the corresponding parallel I/O is configured as a dedicated pin. If a strobe is programmed to be asserted in more than one set of entries (the SI route entries for more than one TDM channel select the same strobe), the assertion of the strobe corresponds to the logical OR of all possible sources. This use of strobes is not useful for most applications. A given strobe should be selected in only one set of S1x RAM entries.
6	—	Reserved, should be cleared.
7–10	CSEL	Channel select. In some MCC cases, when SI frame length is shorter than the gap between sync signals, an underrun condition may appear even though the aggregate serial rate is low. To avoid these cases, add entries with unsupported bits (CSEL = 0000 in SI entry) in the end of the SI frame. Thus SI frame length should match the gap between syncs. 0000 The bit/byte group is not supported by the PowerQUICC II. The transmit data pin is three-stated and the receive data pin is ignored. 0001 The bit/byte group is routed to SCC1. 0010 The bit/byte group is routed to SCC2. 0011 The bit/byte group is routed to SCC3. 0100 The bit/byte group is routed to SCC4. 0101 The bit/byte group is routed to SMC1. 0110 The bit/byte group is routed to SMC2. 0111 The bit/byte group is not supported by the PowerQUICC II. This code is also used in SCIT mode as the D channel grant. See Section 15.7.2.2, “SCIT Programming.” 1000 Reserved. 1001 The bit/byte group is routed to FCC1. 1010 The bit/byte group is routed to FCC2. 1011 The bit/byte group is routed to FCC3. 11xx Reserved.
11–13	CNT	Count. Indicates the number of bits/bytes (according to the BYT bit) that the routing and strobe select of this entry controls. 000 = 1 bit/byte; 111 = 8 bits/bytes.

Table 15-1. SIx RAM Entry (MCC = 0) (continued)

Bits	Name	Description
14	BYT	Byte resolution 0 Bit resolution. The CNT value indicates the number of bits in this group. 1 Byte resolution. The CNT value indicates the number of bytes in this group.
15	LST	Last entry in the RAM. Whenever SIx RAM is used, LST must be set in one of the Tx or Rx entries of each group. Even if all entries of a group are used, this bit must still be set in the last entry. 0 Not the last entry in this section of the route RAM. 1 Last entry in this RAM. After this entry, the SI waits for the sync signal to start the next frame. Note: There must be only an even number of entries in an SIx RAM frame, because LST is active only in odd-numbered entries (assuming the entry count starts with 0). Therefore, to obtain an even number of entries, an entry may need to be split into two entries. Also note that, to avoid errors in switching to and from shadow SI RAM, the last entry in SI RAM should not be programmed to 1-bit resolution (i.e. CNT = 000 and BYT = 0).

Figure 15-8 shows how SWTR can be used.




Figure 15-8. Using the SWTR Feature

The SWTR option lets station B listen to transmissions from station A and send data to station A. To do this, station B would set SWTR in its receive route RAM. For this entry, receive data is taken from the L1TXD pin and data is sent on the L1RXD pin. If the user wants to listen only to station A transmissions and not send data on L1RXD, the CSEL bits in the corresponding transmit route RAM entry should be cleared to prevent transmission on the L1RXD pin.

Station B can transmit data to station A by setting the SWTR bit of the entry in its receive route RAM. Data is sent on L1RXD rather than L1TXD, according to the transmit route RAM. Note that this configuration could cause collisions with other data on L1RXD unless an available (quiet) time slot is used. To transmit on L1RXD and not receive data on L1TXD, clear the CSEL bits in the receive route RAM.

NOTE

If the transmit and receive sections of the TDM do not use a common clock source, the SWTR feature can cause erratic behavior. Also note, this feature does not work with nibble operation.

When MCC = 1, the SIx RAM entry fields function as described in [Table 15-2](#).

Table 15-2. S1x RAM Entry (MCC = 1)

Bits	Name	Description
0	MCC	If MCC =1, the other S1x RAM entries in this table are valid:
1	LOOP/ ECHO	Channel loopback or echo. 0 Normal mode of operation. 1 Operation depends on the following configurations: In the receive S1x RAM, this bit selects loopback mode for this MCC channel. The channel's transmit data is sent to both the receiver's input and to the data output line. In the transmit S1x RAM, this bit selects echo mode for this MCC channel. The channel's receive data is sent both to the transmitter's line and to the receiver's input. To use the loop/echo modes, program the receive and transmit S1x RAMs identically, except that the LOOP/ECHO bit should be set in only one of the entry pairs; that is, select only one of the modes (echo or loopback, not both) per MCC slot. Also, the receive and transmit clocks must be identical.
2	SUPER	MCC super channel enable. See Section 28.5, "Superchannels." 0 The current entry refers to a regular channel. 1 The current entry refers to a super channel.
3–10	MCSEL	MCC channel select. Indicates the MCC channel the bit/byte group is routed to. • 0000_0000 selects channel 0 • 1000_000 selects channel 128 (MPC8250 and MPC8255 have only MCC2) • 1111_1111, selects channel 255 For S11 use values 0–127 and for S12 use values 128–255. Note: S12 always reads the leftmost bit as set, even if the user has not set this bit. This ensures S12 operates with MCC2 channel numbers. Note: Note that the channel programming must be coherent with the MCCF; see Section 28.6, "MCC Configuration Registers (MCCFx)."
11–13	CNT	Count. If SUPER = 0 (normal mode), CNT indicates the number of bits/bytes (according to the BYT bit) that the routing select of this entry controls. 000 = 1 bit/byte; 111 = 8 bits/bytes. If SUPER = 1 (MCC super channel), CNT and BYT together indicate whether the current entry is the first byte of the MCC super channel. CNT= 000 and BYT = 1—The current entry is the first byte of this MCC super channel. CNT= 111 and BYT = 0—The current entry is not the first byte of this MCC super channel. Note: Because all S1x RAM entries relating to super channels must be 1-byte in resolution, only the above two combinations of CNT and BYT are allowed when SUPER = 1.
14	BYT	Byte resolution 0 Bit resolution. The CNT value indicates the number of bits in this group. 1 Byte resolution. The CNT value indicates the number of bytes in this group.
15	LST	Last entry in the RAM. Whenever the S1x RAM is used, LST must be set in one of the Tx or Rx entries of each group. Even if all entries of a group are used, LST must still be set in the last entry. 0 Not the last entry in this section of the route RAM. 1 Last entry in this RAM. After this entry, the SI waits for the sync signal to start the next frame. Note: There must be only an even number of entries in an S1x RAM frame, because LST is active only in odd-numbered entries (assuming the entry count starts with 0). Therefore, to obtain an even number of entries, an entry may need to be split into two entries. Also note that, to avoid errors in switching to and from shadow SI RAM, the last entry in SI RAM should not be programmed to 1-bit resolution (i.e. CNT = 000 and BYT = 0).

15.4.4 Six RAM Programming Example

This example shows how to program the RAM to support the 10-bit IDL bus. Figure 15-23. shows the 10-bit IDL bus format. In this example, the TSA supports the B1 channel with SCC2, the D channel with SCC1, the first 4 bits of the B2 channel with an external device (using a strobe to enable the external device), and the last 4 bits of B2 with SMC1. Additionally, the TSA marks the D channel with another strobe signal.

First, divide the frame from the start (the sync) to the end of the frame according to the support that is required:

- 8 bits (B1)—SCC2
- 1 bit (D)—SCC1 + strobe 1
- 1 bit—no support
- 4 bits (B2)—strobe 2
- 4 bits (B2)—SMC1
- 1 bit (D)—SCC1 + strobe 1

Each of these six divisions can be supported by a single SIx RAM entry. Thus, six SIx RAM entries are needed. See [Table 15-3](#).

Table 15-3. Six RAM Entry Descriptions

Entry Number	SIx RAM Entry							Description
	MCC	SWTR	SSEL	CSEL	CNT	BYT	LST	
0	0	0	0000	0010	000	1	0	8-bit SCC2
1	0	0	1000	0001	000	0	0	1-bit SCC1 strobe1
2	0	0	0000	0000	000	0	0	1-bit no support
3	0	0	0100	0000	011	0	0	4-bit strobe2
4	0	0	0000	0101	011	0	0	4-bit SMC1
5	0	0	1000	0001	000	0	1	1-bit SCC1 strobe1

NOTE

IDL requires the same routing for both receive and transmit., Therefore, an exact duplicate of the above entries should be written to both the receive and transmit sections of the SIx RAM. Then SIxMR[CRTx] can be used to instruct the SIx RAM to use the same clock and sync to simultaneously control both sets of SIx RAM entries.

15.4.5 Static and Dynamic Routing

The SIx RAM has two operating modes for the TDMs:

- Static routing. The number of SIx RAM entries is determined by the banks the user relates to the corresponding TDM and is divided into two parts (Rx and Tx). The following sequence must be followed to program the routing entries.
 - All serial devices connected to the TDM must be disabled.
 - SI routing can be modified.
 - All appropriate serial devices connected to the TDM must be reenabled.
- Dynamic routing. A TDM's routing definition can be modified while FCCs, MCCs, SCCs, or SMCs are connected to the TDM. The number of SIx RAM entries is determined by the banks the user relates to the corresponding TDM channel and is divided into four parts (Rx, Rx shadow, Tx, and Tx shadow).

Dynamic changes divide portions of the SIx RAM into current-route and shadow RAM. Once the current-route RAM is programmed, the TSA and SI channels are enabled, and TSA operation begins. When a change in routing is required, the shadow RAM must be programmed with the new route and SIxCMDR[CSR xn] must be set. As a result, as soon as the corresponding sync arrives the SI exchanges the shadow RAM with the current-route RAM and resets CSR xn to indicate that the operation is complete. At this time, the user may change the routing again. Notice that the original current-route RAM is now the shadow RAM and vice versa. Figure 15-9. shows an example of the shadow RAM exchange process for two TDM channels both with half of the RAM as a shadow.

If for instance one TDM with dynamic changes is programmed to own all four banks, and the shadow is programmed to the last two banks, the initial current-route RAM addresses in the SIx RAM are as follows.

- 0–255: TXa route
- 1024–1279: RXa route

The initial shadow RAMs are at addresses:

- 256–511: TXa route
- 1280–1535: RXa route

The user can read any RAM at any time, but for proper SI operation the user must not attempt to write the current-route RAM. The SIx status register (SIxSTR) can be read to find out which part of the RAM is the current-route RAM. The user can also externally connect one of the strobes to an interrupt pin to generate an interrupt on a particular SIx RAM entry starting or ending execution by the TSA.

NOTE

The current-route and shadow SI RAMs of a given TDM x should be contiguous; that is, the current-route and shadow SI RAMs of differing TDM x should not be interleaved. An example is shown in [Figure 15-9](#).




Figure 15-9. Example: Six RAM Dynamic Changes, TDMA and b, Same Six RAM Size

15.5 Serial Interface Registers

The serial interface registers are described in the following sections. The MCC configuration registers, which define the TDM mapping of the MCC channels, are described in [Section 28.6, “MCC Configuration Registers \(MCCFx\).”](#)

NOTE

The programming of SI registers and SIx RAM must be coherent with the MCCF programming.

15.5.1 SI Global Mode Registers (SIxGMR)

The SI global mode registers (SIxGMR), shown in Figure 15-10., defines the activation state of the TDM channels for each SI.

	0	1	2	3	4	5	6	7
Field	STZD	STZC	STZB	STZA	END	ENC	ENB	ENA
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B28 (SI1GMR), 0x0x11B48 (SI2GMR)							

Figure 15-10. SI Global Mode Registers (SIxGMR)

Table 15-4. describes SIxGMR.

Table 15-4. SIxGMR Field Descriptions

Bit	Name	Description
0–3	STZx	Program L1TXDx to zero for TDM a, b, c or d 0 Normal operation 1 L1TXDx = 0 until serial clocks are available, which is useful for GCI activation. See Section 15.7.1, “SI GCI Activation/Deactivation Procedure.”
4–7	ENx	Enable TDMx. Note that enabling a TDM is the last step in initialization. 0 TDM channel x is disabled. The SIx RAMs and routing for TDMx are in a state of reset, but all other SI functions still operate. 1 All TDMx functions are enabled.

15.5.2 SI Mode Registers (SIxMR)

There are eight SI mode registers (SIxMR), shown in Figure 15-11., one for each TDM channel (SIxAMR, SIxBMR, SIxCMR, and SIxDMR). They are used to define SI operation modes and allow the user (with SIx RAM) to support any or all of the ISDN channels independently when in IDL or GCI mode. Any extra serial channel can then be used for other purposes.

Field	0	1	3	4	5	6	7	8	9	10	11	12	13	14	15
	—	SADx		SDMx		RFSDx	DSCx	CRTx	SLx	CEx	FEx	GMx	TFSDx		
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11B20 (SI1AMR), 0x0x11B22 (SI1BMR), 0x0x11B24 (SI1CMR), 0x0x11B26 (SI1DMR)/ 0x0x11B40 (SI2AMR), 0x0x11B42 (SI2BMR), 0x0x11B44 (SI2CMR), 0x0x11B46 (SI2DMR)														

Figure 15-11. SI Mode Registers (SIxMR)

Table 15-5 describes SIxMR fields.

Table 15-5. SIxMR Field Descriptions

Bits	Name	Description
0	—	Reserved. Should be cleared.
1–3	SADx	<p>Starting bank address for the RAM of TDM a, b, c or d. These three bits define the starting bank address of the SIx RAM section that belongs to TDMx channel.</p> <p>Note: As noted previously, the SIx RAM contains four banks of 64 entries for receive and four banks of 64 entries for transmit. The starting bank address of each TDM can be programmed with a granularity of 32 entries. The user can put the shadow RAM section of the same TDM on the same bank, but the user cannot put two different TDMs on the same bank.</p> <p>The last entry of a certain TDM is determined by the LST bit in the SIx RAM entry. The user must set LST within the entries of SIx RAM blocks for every TDM used, that is, before the starting address of the next TDM.</p> <p>000 First bank, first 32 entries 001 First bank, second 32 entries 010 Second bank, first 32 entries 011 Second bank, second 32 entries 100 Third bank, first 32 entries 101 Third bank, second 32 entries 110 Fourth bank, first 32 entries 111 Fourth bank, second 32 entries</p>
4–5	SDMx	<p>SI Diagnostic Mode for TDM a, b, c or d</p> <p>00 Normal operation. 01 Automatic echo. In this mode, the TDM transmitter automatically retransmits the TDM received data on a bit-by-bit basis. The receive section operates normally, but the transmit section can only retransmit received data. In this mode, the L1GRx line is ignored. 10 Internal loopback. In this mode, the TDM transmitter output is internally connected to the TDM receiver input (L1TXDx is connected to L1RXDx). The receiver and transmitter operate normally. The data appears on the L1TXDx pin and in this mode, $\overline{L1RQx}$ is asserted normally. The L1GRx line is ignored. 11 Loopback control. In this mode, the TDM transmitter output is internally connected to the TDM receiver input (L1TXDx is connected to L1RXDx). The transmitter output (L1TXDx) and $\overline{L1RQx}$ are inactive. This mode is used to accomplish loopback testing of the entire TDM without affecting the external serial lines.</p> <p>Note: In modes 01, 10, and 11, the receive and transmit clocks should be identical.</p>

Table 15-5. SlxMR Field Descriptions (continued)

Bits	Name	Description
6–7	RFSDx	<p>Receive frame sync delay for TDM a, b, c, or d. Determines the number of clock delays between the receive sync and the first bit of the receive frame. Even if CRTx is set, these bits do not control the delay for the transmit frame.</p> <p>00 No bit delay. The first bit of the frame is transmitted/received on the same clock as the sync; use for GCI. If frame sync delay is not used and if a frame sync is issued early during the last bit of the previous frame, data corruption could occur on all subsequent frames. To avoid this problem, program a 1, 2, or 3-bit sync delay.</p> <p>01 1-bit delay. Use for IDL</p> <p>10 2-bit delay</p> <p>11 3-bit delay</p> <p>Figure 15-12 and Figure 15-13 show how these bits are used.</p>
8	DSCx	<p>Double speed clock for TDM a, b, c or d. Some TDMs, such as GCI, define the input clock to be twice as fast as the data rate and this bit controls this option.</p> <p>0 The channel clock (L1RCLKx and/or L1TCLKx) is equal to the data clock. Use for IDL and most TDM formats.</p> <p>1 The channel clock rate is twice the data rate. Use for GCI.</p> <p>Note: When an SI is in 2X mode (DSC=1), the SI does not ignore sync signals asserted in the last phase of the last clock cycle of the frame.</p>
9	CRTx	<p>Common receive and transmit pins for TDM a, b, c or d. Useful when the transmit and receive sections of a given TDM use the same clock and sync signals. In this mode, L1TCLKx and L1TSYNCx can be used for their alternate functions.</p> <p>0 Separate pins. The receive section of this TDM uses L1RCLKx and L1RSYNCx pins for framing and the transmit section uses L1TCLKx and L1TSYNCx for framing.</p> <p>1 Common pins. The receive and transmit sections of this TDM use L1RCLKx as clock pin of channel x and L1RSYNCx as the receive and transmit sync pin. Use for IDL and GCI. RFSD and TFSD are independent of one another in this mode.</p>
10	SLx	<p>Sync level for TDM a, b, c, or d.</p> <p>0 The L1RSYNCx and L1TSYNCx signals are active on logic “1”.</p> <p>1 The L1RSYNCx and L1TSYNCx signals are active on logic “0”.</p>
11	CEx	<p>Clock edge for TDM a, b, c or d. The function depends on DSCx.</p> <p>When DSCx = 0:</p> <p>0 The data is sent on the rising edge of the clock and received on the falling edge (use for IDL).</p> <p>1 The data is sent on the falling edge of the clock and received on the rising edge.</p> <p>When DSCx = 1:</p> <p>0 The data is sent on the rising edge of the clock and received on the rising edge.</p> <p>1 The data is sent on the falling edge of the clock and received on the falling edge (use for GCI).</p> <p>See Figure 15-14 and Figure 15-15.</p>
12	FEx	<p>Frame sync edge for TDM a, b, c or d. Determines whether L1RSYNCx and L1TSYNCx pulses are sampled with the falling/rising edge of the channel clock. See Figure 15-13, Figure 15-14, Figure 15-15, and Figure 15-16.</p> <p>0 Falling edge. Use for IDL and GCI.</p> <p>1 Rising edge.</p>

Table 15-5. SlxMR Field Descriptions (continued)

Bits	Name	Description
13	GMx	Grant mode for TDM a, b, c, or d 0 GCI/SCIT mode. The GCI/SCIT D channel grant mechanism for transmission is internally supported. The grant is one bit from the receive channel. This bit is marked by programming the channel select bits of the Slx RAM with 0111 to assert an internal strobe on it. See Section 15.7.2.2, “SCIT Programming.” 1 IDL mode. A grant mechanism is supported if the corresponding CMXSCR[GRx] bit is set. The grant is a sample of L1GRx while L1RSYNCx is asserted. This grant mechanism implies the IDL access controls for transmission on the D channel. See Section 15.6.2, “IDL Interface Programming.”
14–15	TFSDx	Transmit frame sync delay for TDM a, b, c or d. Determines the number of clock delays between the transmit sync and the first bit of the transmit frame. See Figure 15-16.. 00 No bit delay. The first bit of the frame is transmitted/received on the same clock as the sync. If frame sync delay is not used and if a frame sync is issued early during the last bit of the previous frame, data corruption could occur on all subsequent frames. To avoid this problem, program a 1, 2, or 3-bit sync delay. 01 1-bit delay 10 2-bit delay 11 3-bit delay

Figure 15-12 shows the one-clock delay from sync to data when xFSD = 01.




Figure 15-12. One-Clock Delay from Sync to Data (xFSD = 01)

Figure 15-13 shows the elimination of the single-clock delay shown in Figure 15-12 by clearing xFSD.




Figure 15-13. No Delay from Sync to Data (xFSD = 00)

Figure 15-14 shows the effects of changing FE when CE = 1 with a 1-bit frame sync delay.




Figure 15-14. Falling Edge (FE) Effect When CE = 1 and xFSD = 01

Figure 15-15 shows the effects of changing FE when CE = 0 with a 1-bit frame sync delay.




Figure 15-15. Falling Edge (FE) Effect When CE = 0 and xFSD = 01

Figure 15-16 shows the effects of changing FE when CE = 1 with no frame sync delay.




Figure 15-16. Falling Edge (FE) Effect When CE = 1 and xFSD = 00

Figure 15-17 shows the effects of changing FE when CE = 0 with no frame sync delay.




Figure 15-17. Falling Edge (FE) Effect When CE = 0 and xFSD = 00

15.5.3 Six RAM Shadow Address Registers (SixRSR)

The SL_x RAM shadow address registers (SixRSR), shown in Figure 15-18, define the starting addresses of the shadow section in the SL_x RAM for each of the TDM channels.

Field	0	1	3	4	5	7	8	9	11	12	13	15
	—	SSADA		—	SSADB		—	SSADC		—	SSADD	
Reset	0000_0000_0000_0000											
R/W	R/W											
Addr	0x0x11B2E (SI1RSR), 0x0x11B4E (SI2RSR)											

Figure 15-18. SIx RAM Shadow Address Registers (SIxRSR)

Table 15-6. describes SIxRSR fields.

Table 15-6. SIxRSR Field Descriptions

Bits	Name	Description
0, 4, 8, 12	—	Reserved. Should be cleared.
1–3, 5–7, 9–11, 13–15	SSADx	Starting bank address for the shadow RAM of TDM a, b, c, or d. Defines the starting bank address of the shadow SIx RAM section that belongs to the corresponding TDM channel. Note: As noted before, the SIx RAM contain four banks of 64 entries for receive and four banks of 64 entries for transmit. In spite of the above, the starting bank address of each TDM can be programmed by the user in a granularity of 32 entries, but the user cannot put two different TDMs on the same bank. The user can put the shadow RAM section of the same TDM on the same bank. The last entry of a certain TDM frame is determined by the LST bit in the SIx RAM entry. The user must set this bit within the entries of SIx RAM shadow blocks for every TDM used. That means before the starting address of the next TDM.

15.5.4 SI Command Register (SIxCMDR)

The SI command registers (SIxCMDR), shown in [Figure 15-19](#), allow the user to dynamically program the SIx RAM. When the user sets bits in the SIxCMDR, the SIx switches to the shadow SIx RAM at the end of the current-route RAM programming frame. For more information about dynamic programming, see [Section 15.4.5, “Static and Dynamic Routing.”](#)

Field	0	1	2	3	4	5	6	7
	CSRRA	CSRTA	CSRRB	CSRTB	CSRRC	CSRTC	CSRRD	CSRTD
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B2A (SI1CMDR), 0x0x11B4A (SI2CMDR)							

Figure 15-19. SI Command Register (SIxCMDR)

[Table 15-7](#) describes SIxCMDR fields.

Table 15-7. SIxCMDR Field Description

Bits	Name	Description
0, 2, 4, 6	CSRRx	Change shadow RAM for TDM a, b, c, or d receiver. Set CSRRx causes the SI receiver to replace the current route RAM with the shadow RAM. Set by the user and cleared by the SI. 0 The receiver shadow RAM is not valid. The user can write into the shadow RAM to program a new routing. 1 The receiver shadow RAM is valid. The SI exchanges between the RAMs and take the new receive routing from the receiver shadow RAM. Cleared as soon as the switch has completed.
1, 3, 5, 7	CSRTx	Change shadow RAM for TDM a, b, c, or d transmitter. Set CSRTx causes the SI transmitter to replace the current route RAM with the shadow RAM. Set by the user and cleared by the SI. 0 The transmitter shadow RAM is not valid. The user can write into the shadow RAM to program a new routing. 1 The transmitter shadow RAM is valid. The SI exchanges between the RAMs and take the new transmitter routing from the receiver shadow RAM. Cleared as soon as the switch has completed.

15.5.5 SI Status Registers (SIxSTR)

The SI status register (SIxSTR), shown in [Figure 15-20](#), identifies the current-route RAM. SIxSTR values are valid only when the corresponding SIxCMDR bit = 0.

	0	1	2	3	4	5	6	7
Field	CRORA	CROTA	CRORB	CROTB	CRORC	CROTC	CRORD	CROTD
Reset	0000_0000							
R/W	R							
Addr	0x0x11B2C (SI1STR), 0x0x11B4C (SI2STR)							

Figure 15-20. SI Status Registers (SIxSTR)

[Table 15-8](#) describes SIxSTR fields.

Table 15-8. SIxSTR Field Descriptions

Bits	Name	Description
0, 2, 4, 6	CRORx	Current-route original receiver. Determines whether the current-route receiver RAM is the original or the shadow. 0 The current-route receiver RAM is the lower address area. 1 The current-route receiver RAM is the upper address area.
1, 3, 5, 7	CROTx	Current-route original transmitter. Determines whether the current-route transmitter RAM is the original or the shadow. 0 The current-route transmitter RAM is the lower address area. 1 The current-route transmitter RAM is the upper address area.

15.6 Serial Interface IDL Interface Support

The IDL interface is a full-duplex ISDN interface used to connect a physical layer device to the PowerQUICC II. The PowerQUICC II supports both the basic and primary rate of the IDL bus. In the basic rate of IDL, data on three channels (B1, B2, and D) is transferred in a 20-bit frame, providing a full-duplex bandwidth of 160 Kbps. The PowerQUICC II is an IDL slave device that is clocked by the IDL bus master

(physical layer device) and has separate receive and transmit sections. Although the PowerQUICC II has eight TDMs, it can support only four independent IDL buses (limited by the number of serials that support IDL) using separate clocks and sync pulses. Figure 15-21 shows an application with two IDL buses.




Figure 15-21. Dual IDL Bus Application Example

15.6.1 IDL Interface Example

An example of the IDL application is the ISDN terminal adaptor shown in Figure 15-22. In such an application, the IDL interface is used to connect the 2B+D channels between the PowerQUICC II, CODEC, and S/T transceiver. One of the PowerQUICC II's SCCs is configured to HDLC mode to handle the D channel; another PowerQUICC II's SCC is used to rate adapt the terminal data stream over the first B channel. That SCC is configured for HDLC mode if V.120 rate adaptation is required. The second B channel is then routed to the CODEC as a digital voice channel, if preferred. The SPI is used to send initialization commands and periodically check status from the S/T transceiver. The SMC connected to the terminal is configured for UART.




Figure 15-22. IDL Terminal Adaptor

The PowerQUICC II can identify and support each IDL channel or can output strobe lines for interfacing devices that do not support the IDL bus. The IDL signals for each transmit and receive channel are described in [Table 15-9](#).

Table 15-9. IDL Signal Descriptions

Signal	Description
L1RCLKx	IDL clock; input to the PowerQUICC II.
L1RSYNCx	IDL sync signal; input to the PowerQUICC II. This signal indicates that the clock periods following the pulse designate the IDL frame.
L1RXDx	IDL receive data; input to the PowerQUICC II. Valid only for the bits supported by the IDL; ignored for any other signals present.
L1TXDx	IDL transmit data; output from the PowerQUICC II. Valid only for the bits that are supported by the IDL; otherwise, three-stated.
$\overline{\text{L1RQx}}$	IDL request permission to transmit on the D channel; output from the PowerQUICC II on the $\overline{\text{L1RQx}}$ pin.
L1GRx	IDL grant permission to transmit on the D Channel; input to the PowerQUICC II on the L1TSYNCx pin.

Note: x = a, b, c, and d for TDMa, TDMb, TDMc, and TDMd (for SI1 and SI2).

The basic rate IDL bus has the three following channels:

- B1 is a 64-Kbps bearer channel
- B2 is a 64-Kbps bearer channel
- D is a 16-Kbps signaling channel

There are two definitions of the IDL bus frame structure—8 and 10 bits. The only difference between them is the channel order within the frame. See [Figure 15-23](#).




Figure 15-23. IDL Bus Signals

NOTE

Previous versions of Freescale IDL-defined bit functions called auxiliary (A) and maintenance (M) were removed from the IDL definition when it was concluded that the IDL control channel would be out-of-band. These functions were defined as a subset of the Freescale SPI format called serial control port (SCP). To implement the A and M bits as originally defined, program the TSA to access these bits and route them transparently to an SCC or SMC. Use the SPI to perform out-of-band signaling.

The PowerQUICC II supports all channels of the IDL bus in the basic rate. Each bit in the IDL frame can be routed to any SCC and SMC or can assert a strobe output for supporting an external device. The PowerQUICC II supports the request-grant method for contention detection on the D channel of the IDL basic rate and when the PowerQUICC II has data to transmit on the D channel, it asserts $\overline{L1RQx}$. The physical layer device monitors the physical layer bus for activity on the D channel and indicates that the channel is free by asserting L1GRx. The PowerQUICC II samples the L1GRx signal when the IDL sync signal (L1RSYNcx) is asserted. If L1GRx is asserted, the PowerQUICC II sends the first zero of the opening flag in the first bit of the D channel. If a collision is detected on the D channel, the physical layer

device negates L1GRx. The PowerQUICC II then stops sending and retransmits the frame when L1GRx is reasserted. This procedure is handled automatically for the first two buffers of a frame.

For the primary rate IDL, the PowerQUICC II supports up to four 8-bit channels in the frame, determined by the SIx RAM programming. To support more channels, the user can route more than one channel to each SCC and the SCC treats it as one high-speed stream and store it in the same data buffers (appropriate only for transparent data). Additionally, the PowerQUICC II can be used to assert strobes for support of additional external IDL channels.

The IDL interface supports the CCITT I.460 recommendation for data-rate adaptation since it separately accesses each bit of the IDL bus. The current-route RAM specifies which bits are supported by the IDL interface and by which serial controller. The receiver only receives bits that are enabled by the receiver route RAM. Otherwise, the transmitter sends only bits that are enabled by the transmitter route RAM and three-states LITXDx.

15.6.2 IDL Interface Programming

To program an IDL interface, first program SIxMR[GMx] to the IDL grant mode for that channel. If the receive and transmit sections interface to the same IDL bus, set SIxMR[CRTx] to internally connect the Rx clock and sync signals to the transmit section. Then, program the SIx RAM used for the IDL channels to the preferred routing. See [Section 15.4.4, “SIx RAM Programming Example.”](#)

Define the IDL frame structure by programming SIxMR[xFSDx] to have a 1-bit delay from frame sync to data, SIxMR[FEx] to sample on the falling edge, and SIxMR[CEx] to transmit on the rising edge of the clock. Program the parallel I/O open-drain register so that LITXDx is three-stated when inactive; see [Section 40.2.1, “Port Open-Drain Registers \(PODRA–PODRD\).”](#) To support the D channel, program the appropriate CMXSCR[GRx] bit, as described in [Section 16.4.5, “CMX SCC Clock Route Register \(CMXSCR\),”](#) and program the SIx RAM entry to route data to the chosen serial controller. The two definitions of IDL, 8 or 10 bits, are implemented by simply modifying the SIx RAM programming. In both cases, L1GRx is sampled while LITSYNcx is asserted and transferred to the D-channel SCC as a grant indication.

For example, based on the same 10-bit format as in [Section 15.4.4, “SIx RAM Programming Example,”](#) implement an IDL bus using SCC1, SCC2, and SMC1 connected to TDMa1 as follows:

1. Program both the Tx and Rx sections of the SIx RAM as in [Table 15-10](#).

Table 15-10. SIx RAM Entries for an IDL Interface

Entry Number	SIx RAM Entry							Description
	MCC	SWTR	SSEL	CSEL	CNT	BYT	LST	
0	0	0	0000	0010	000	1	0	8-bit SCC2
1	0	0	0000	0001	000	0	0	1-bit SCC1
2	0	0	0000	0000	000	0	0	1-bit no support
3	0	0	0000	0101	011	0	0	4-bit SMC1

Table 15-10. Six RAM Entries for an IDL Interface (continued)

Entry Number	Six RAM Entry							Description
	MCC	SWTR	SSEL	CSEL	CNT	BYT	LST	
4	0	0	0000	0101	011	0	0	4-bit SMC1
5	0	0	1000	0001	000	0	1	1-bit SCC1 strobe1

2. CMXSI1CR = 0x00. TDMA receive clock is CLK1.
3. CMXSMR = 0x80. SMC1 is connected to the TSA.
4. CMXSCR = 0xC040_0000. SCC1 and SCC2 are connected to the TSA. SCC1 supports the grant mechanism because it handles the D channel.
5. SI1AMR = 0x0145. TDMA grant mode is used with 1-bit frame sync delay in Tx and Rx and common receive-transmit mode.
6. Set PPARA[6–9]. Configures LITXDa[0], L1RXDa[0], LITSYNCa, and L1RSYNCa.
7. Set PSORA[6–9]. Configures LITXDa[0], L1RXDa[0], LITSYNCa, and L1RSYNCa.
8. Set PDIRA[9]. Configures LITXDa[0].
9. Set PODRA[9]. Configures LITXDa[0] to an open-drain output.
10. Set PPARC[30,31]. Configures LITCLKa and L1RCLKa.
11. Clear PDIRC[30,31]. Configures LITCLKa and L1RCLKa.
12. Clear PSORC[30,31]. Configures LITCLKa and L1RCLKa.
13. Set PPARB[17]. Configures $\overline{\text{LIRQa}}$.
14. Clear PSORB[17]. Configures $\overline{\text{LIRQa}}$.
15. Set PDIRB[17]. Configures $\overline{\text{LIRQa}}$.
16. Set PPARD[13]. Configures L1ST1.
17. Clear PSORD[13]. Configures L1ST1.
18. Set PDIRD[13]. Configures L1ST1.
19. SI1CMDR is not used.
20. SI1STR does not need to be read.
21. Configure the SCC1 for HDLC operation (to handle the LAPD protocol of the D channel), and configure SCC2 and SMC1 as preferred.
22. SI1GMR = 0x01. Enable TDM A (one static TDM).
23. Enable SCC1, SCC2 and SMC1.

15.7 Serial Interface GCI Support

The PowerQUICC II fully supports the normal mode of the GCI, also known as the ISDN-oriented modular revision 2.2 (IOM-2), and the SCIT. The PowerQUICC II also supports the D-channel access control in S/T interface terminals using the command/indication (C/I) channel

The GCI bus consists of four lines—two data lines, a clock, and a frame synchronization line. Usually, an 8-kHz frame structure defines the various channels within the 256-kbps data rate. The PowerQUICC II supports two (limited by the number of SMCs) independent GCI buses, each with independent receive and transmit sections. The interface can also be used in a multiplexed frame structure on which up to eight physical layer devices multiplex their GCI channels. In this mode, the data rate would be 2,048 kbps.


In the GCI bus, the clock rate is twice the data rate. The SI divides the input clock by two to produce the data clock. The PowerQUICC II also has data strobe lines and the 1× data rate clock L1CLKOx output pins. These signals are used for interfacing devices to GCI that do not support the GCI bus. [Table 15-11](#) describes GCI signals for each transmit and receive channel.

Table 15-11. GCI Signals

Signal	Description
L1RSYNCx	Used as a GCI sync signal; input to the PowerQUICC II. This signal indicates that the clock periods following the pulse designate the GCI frame.
L1RCLKx	Used as a GCI clock; input to the PowerQUICC II. The L1RCLKx signal frequency is twice the data clock.
L1RXDx	Used as a GCI receive data; input to the PowerQUICC II.
L1TXDx	Used as a GCI transmit data; open-drain output. Valid only for the bits that are supported by the IDL; otherwise, three-stated.
L1CLKOx	Optional signal; output from the PowerQUICC II. This 1× clock output is used to clock devices that do not interface directly to the GCI. If the double-speed clock is used, (DSCx bit is set in the SIxMR), this output is the L1RCLKx divided by 2; otherwise, it is simply a 1× output of the L1RCLKx signal.

Note: x = a, b, c, and d for TDMA, TDMb, TDMc, and TDMd (for SI1 and SI2).

The GCI bus signals are shown in [Figure 15-24](#).



Notes: Clock is not to scale.
L1CLKO is not shown.

Figure 15-24. GCI Bus Signals

In addition to the 144-Kbps ISDN 2B+D channels, the GCI provides five channels for maintenance and control functions:

- B1 is a 64-Kbps bearer channel
- B2 is a 64-Kbps bearer channel

- M is a 64-Kbps monitor channel
- D is a 16-Kbps signaling channel
- C/I is a 48-Kbps C/I channel (includes A and E bits)

The M channel is used to transfer data between layer 1 devices and the control unit (the CPU); the C/I channel is used to control activation/deactivation procedures or to switch test loops by the control unit. The M and C/I channels of the GCI bus should be routed to SMC1 or SMC2, which have modes to support the channel protocols. The PowerQUICC II can support any channel of the GCI bus in the primary rate by modifying SLx RAM programming.

The GCI supports the CCITT I.460 recommendation as a method for data rate adaptation since it can access each bit of the GCI separately. The current-route RAM specifies which bits are supported by the interface and which serial controller support them. The receiver only receives the bits that are enabled by the SLx RAM and the transmitter only transmits the bits that are enabled by the SLx RAM and does not drive LITXDx. Otherwise, LITXDx is an open-drain output and should be pulled high externally.

The PowerQUICC II supports contention detection on the D channel of the SCIT bus. When the PowerQUICC II has data to transmit on the D channel, it checks a SCIT bus bit that is marked with a special route code (usually, bit 4 of C/I channel 2). The physical layer device monitors the physical layer bus for activity on the D channel and indicates on this bit that the channel is free. If a collision is detected on the D channel, the physical layer device sets bit 4 of C/I channel 2 to logic high. The PowerQUICC II then aborts its transmission and retransmits the frame when this bit is set again. This procedure is automatically handled for the first two buffers of a frame.

15.7.1 SI GCI Activation/Deactivation Procedure

In the deactivated state, the clock pulse is disabled and the data line is at a logic one. The layer 1 device activates the PowerQUICC II by enabling the clock pulses and by an indication in the channel 0 C/I channel. The PowerQUICC II reports to the core (via a maskable interrupt) that a valid indication is in the SMC RxBD.

When the core activates the line, the data output of LITXDn is programmed to zero by setting SLxGMR[STZx]. Code 0 (command timing TIM) is transmitted on channel 0 C/I channel to the layer 1 device until STZx is reset. The physical layer device resumes the clock pulses and gives an indication in the channel 0 C/I channel. The core should reset STZx to enable data output.

15.7.2 Serial Interface GCI Programming

The following sections describe serial interface GCI programming.

15.7.2.1 Normal Mode GCI Programming

The user can program and configure the channels used for the GCI bus interface. First, the SLxMR register to the GCI/SCIT mode for that channel must be programmed, using the DSCx, FEx, CEx, and RFSDx bits. This mode defines the sync pulse to GCI sync for framing and data clock as one-half the input clock rate. The user can program more than one channel to interface to the GCI bus. Also, if the receive and transmit section are used for interfacing the same GCI bus, the user internally connects the receive clock and sync

signals to the SIx RAM transmit section, using the CRTx bits. The user should then define the GCI frame routing and strobe select using the SIx RAM.

When the receive and transmit section uses the same clock and sync signals, these sections should be programmed to the same configuration. Also, the LITXDx pin in the I/O register should be programmed to be an open-drain output. To support the monitor and the C/I channels in GCI, those channels should be routed to one of the SMCs. To support the D channel when there is no possibility of collision, the user should clear the SIxMR[GRx] bit corresponding to the SCC that supports the D channel.

15.7.2.2 SCIT Programming

For interfacing the GCI/SCIT bus, SIxMR must be programmed to the GCI/SCIT mode. The SIx RAM is programmed to support a 96-bit frame length and the frame sync is programmed to the GCI sync pulse. Generally, the SCIT bus supports the D channel access collision mechanism. For this purpose, the user should program the CRTx bits so the receive and transmit sections use the same clock and sync signals and program the GRx bits to transfer the D channel grant to the SCC that supports this channel. The received (grant) bit should be marked by programming the channel select bits of the SIx RAM to 0b0111 for an internal assertion of a strobe on this bit. This bit is sampled by the SI and transferred to the D-channel SCC as the grant. The bit is generally bit 4 of the C/I in channel 2 of the GCI, but any other bit can be selected using the SIx RAM.

For example, assuming that SCC1 is connected to the D channel, SCC2 to the B1 channel, and SMC2 to the B2 channel, SMC1 is used to handle the C/I channels, and the D-channel grant is on bit 4 of the C/I on SCIT channel 2, the initialization sequence is as follows:

1. Program both the Tx and Rx sections of the SIx RAM as in Table 15-12, beginning at addresses 0 and 1024, respectively.

Table 15-12. SIx RAM Entries for a GCI Interface (SCIT Mode)

Entry Number	SIx RAM Entry							Description
	MCC	SWTR	SSEL	CSEL	CNT	BYT	LST	
0	0	0	0000	0010	000	1	0	8 Bits SCC2
1	0	0	0000	0110	000	1	0	8 Bits SMC2
2	0	0	0000	0101	000	1	0	8 Bits SMC1
3	0	0	0000	0001	001	0	0	2 Bits SCC1
4	0	0	0000	0101	101	0	0	6 Bits SMC1
5	0	0	0000	0000	110	1	0	Skip 7 bytes
6	0	0	0000	0000	001	0	0	Skip 2 bits
7	0	0	0000	0111	000	0	1	D grant bit

2. SI1AMR = 0x00c0. TDMA is used in double speed clock and common Rx/Tx modes. SCIT mode is used in this example.

NOTE

If SCIT mode is not used, delete the last three entries of the SIx RAM, divide one entry into two and set the LST bit in the new last entry.

3. CMXSMR = 0x88. SMC1 and SMC2 are connected to the TSA.
4. CMXSCR = 0xC040_0000. SCC2 and SCC1 are connected to the TSA. SCC1 supports the grant mechanism since it is on the D channel.
5. CMXSI1CR = 0x00. TDMA uses CLK1.
6. Set PPARA[6–9]. Configures LITXDa[0], L1RXDa[0], LITSYNCa and L1RSYNCa.
7. Set PSORA[6–9]. Configures LITXDa[0], L1RXDa[0], LITSYNCa and L1RSYNCa.
8. Set PDIRA[9]. Configures LITXDa[0].
9. Set PODRA[9]. Configures LITXDa[0] to an open-drain output.
10. Set PPARC[30,31]. Configures LITCLKa and L1RCLKa.
11. Clear PDIRC[30,31]. Configures LITCLKa and L1RCLKa.
12. Clear PSORC[30,31]. Configures LITCLKa and L1RCLKa.
13. Set PPARB[17]. Configures L1CLKO and $\overline{L1RQa}$.
14. Clear PSORB[17]. Configures L1CLKO and $\overline{L1RQa}$.
15. Set PDIRB[17]. Configures L1CLKO and $\overline{L1RQa}$.
16. If the 1x GCI data clock is required, set PBPAP bit 16 and PBDIR bit 16 and clear PSORB 16, which configures L1CLKOa as an output.
17. Configure SCC1 for HDLC operation (to handle the LAPD protocol of the D channel). Configure SMC1 for SCIT operation and configure SCC2 and SMC2 as preferred.
18. SI1GMR = 0x11. Enable TDMA (one static TDM), STZ for TDMA.
19. SI1CMDR is not used.
20. SI1STR does not need to be read.
21. Enable the SCC1, SCC2, SMC1 and SMC2.

Chapter 16

CPM Multiplexing

The CPM multiplexing logic (CMX) connects the physical layer—UTOPIA, MII, modem lines, TDM lines and proprietary serial lines to the FCCs, SCCs and SMCs. The CMX features the following two modes:

- In NMSI mode, the CMX allows all serial devices to be connected to their own set of individual pins. Each serial device that connects to the external world in this way is said to connect to a nonmultiplexed serial interface (NMSI). In the NMSI configuration, the CMX provides a flexible clocking assignment for each FCC, SCC and SMC from a bank of external clock pins and/or internal BRGs.
- In TDM mode, the CMX performs the connection of the serial devices to the SIs for using the time-slot assigner (TSA). This allows any combination of MCCs, FCCs, SCCs, and SMCs to multiplex data on any of the eight TDM channels. The CMX connects the serial device only to the TSA in the SI_x. The actual multiplexing of the TDM is made by programming the SI_x RAM. In TDM mode, all other pins used in NMSI mode are available for other purposes. See [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#)

The CMX also allows the user to route the multiple-PHY address to FCC1 or to FCC2 in various combinations, allowing the use of both FCCs in multiple-PHY mode.

NOTE

The CMX serves both SI1 and SI2. When the user programs the CMX to connect a serial device to the SI, the CMX connects that serial device to both SIs. Programming both SIs to use one serial device in the same time slot causes erratic behavior.

[Figure 16-1](#) shows a block diagram of the CMX.




Figure 16-1. CPM Multiplexing Logic (CMX) Block Diagram

16.1 Features

The NMSI mode supports the following:

- Each FCC, SCC, and SMC can be programmed independently to work with a serial device’s own set of pins in a non-multiplexed manner.
- Each FCC can be connected to its own MII (media-independent interface).
- FCC1 can also be connected to an 8- or 16-bit ATM UTOPIA level-2 interface (not on the MPC8250).
- FCC2 can also be connected also to an 8-bit ATM UTOPIA level-2 interface (not on the MPC8250).
- FCC2 can also be connected also to the TC layer (MPC8264 and MPC8266 only).

- Each SCC can have its own set of modem control pins.
- Each SMC can have its own set of four pins.
- Each FCC, SCC, and SMC can be driven from a bank of twenty clock pins or a bank of eight BRGs.

The multiple-PHY addressing selection supports the following options for FCC1 and FCC2:

- In master mode:
 - FCC1 connect up to 31 PHYs and FCC2 connect up to 7 PHYs.
 - FCC1 connect up to 15 PHYs and FCC2 connect up to 15 PHYs.
 - FCC1 connect up to 7 PHYs and FCC2 connect up to 31 PHYs.
- In slave mode:
 - FCC1 connect up to 31 PHYs and FCC2 connect to 0 PHYs.
 - FCC1 connect up to 15 PHYs and FCC2 connect up to 1 PHYs.
 - FCC1 connect up to 7 PHYs and FCC2 connect up to 3 PHYs.
 - FCC1 connect up to 3 PHYs and FCC2 connect up to 7 PHYs.
 - FCC1 connect up to 1 PHYs and FCC2 connect up to 15 PHYs.
 - FCC1 connect to 0 PHYs and FCC2 connect up to 31 PHYs.

16.2 Enabling Connections to TSA or NMSI

Each serial device can be independently enabled to connect to the TSA or to dedicated external pins, as shown in [Figure 16-2](#). Each FCC can be connected to a dedicated MII or to the eight TDMs. FCC1 can also be connected to an 8- or 16-bit UTOPIA level-2 interface. FCC2 can also be connected to an 8-bit UTOPIA level-2 interface. Each SCC or SMC can be connected to the eight TDMs or to its own set of pins. Once connections are made to the TSA, the exact routing decisions are made in the SLx RAMs.




Figure 16-2. Enabling Connections to the TSA

16.3 NMSI Configuration

The CMX supports an NMSI mode for each of the FCCs, SCCs, and SMCs. Each serial device is connected independently either to the NMSI or to the TSA using the clock route registers. The user should note, however, that NMSI pins are multiplexed with other functions at the parallel I/O lines. Therefore, if a combination of TDM and NMSI channels are used, consult the PowerQUICC II's pinout to determine which FCC, SCC, and SMC to connect and where to connect them.

The clocks provided to the FCCs, SCCs, and SMCs are derived from a bank of 8 internal BRGs and 20 external CLK pins; see Figure 16-3. There are two main advantages to the bank-of-clocks approach. First, a serial device is not forced to choose a serial device clock from a predefined pin or BRG; this allows a flexible pinout-mapping strategy. Second, a group of serial receivers and transmitters that needs the same clock rate can share the same pin. This configuration leaves additional pins for other functions and minimizes potential skew between multiple clock sources.




Figure 16-3. Bank of Clocks

The eight BRGs also make their clocks available to external logic, regardless of whether the BRGs are being used by a serial device. Notice that the BRG outputs are multiplexed with other functions; thus, all BRGOx pins may not always be available. Chapter 40, “Parallel I/O Ports,” shows the function multiplexing.

There are two restrictions in the bank-of-clocks mapping:

- Only four of the twenty sources can be connected to any given FCC or SCC receiver or transmitter.
- The SMC transmitter and receiver share the same clock source when connected to the NMSI.

Table 16-1 shows the clock source options for the serial controllers and TDM channels.

Table 16-1. Clock Source Options

Clock	CLK																				BRG							
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	1	2	3	4	5	6	7	8
SCC1 Rx			V	V							V	V									V	V	V	V				
SCC1 Tx			V	V							V	V									V	V	V	V				
SCC2 Rx			V	V							V	V									V	V	V	V				
SCC2 Tx			V	V							V	V									V	V	V	V				
SCC3 Rx					V	V	V	V													V	V	V	V				
SCC3 Tx					V	V	V	V													V	V	V	V				
SCC4 Rx					V	V	V	V													V	V	V	V				
SCC4 Tx					V	V	V	V													V	V	V	V				
FCC1 Rx									V	V	V	V													V	V	V	V
FCC1 Tx									V	V	V	V													V	V	V	V
FCC2 Rx													V	V	V	V									V	V	V	V
FCC2 Tx													V	V	V	V									V	V	V	V
FCC3 Rx													V	V	V	V									V	V	V	V
FCC3 Tx													V	V	V	V									V	V	V	V
TDMA1 Rx	V																			V								
TDMA1 Tx		V																			V							
TDMB1 Rx			V						V																			
TDMB1 Tx				V						V																		
TDMC1 Rx					V								V															
TDMC1 Tx						V								V														
TDMD1 Rx							V								V													
TDMD1 Tx								V								V												
TDMA2 Rx					V								V															
TDMA2 Tx						V								V														
TDMB2 Rx															V		V											
TDMB2 Tx																V		V										
TDMC2 Rx			V														V											
TDMC2 Tx				V														V										
TDMD2 Rx	V																			V								
TDMD2 Tx		V																				V						
SMC1 Rx								V	V													V					V	
SMC1 Tx								V	V													V					V	
SMC2 Rx																				V	V		V				V	
SMC2 Tx																				V	V		V				V	

NOTE

After a clock source is selected, the clock is given an internal name. For the FCCs and SCCs, the names are RCLK x and TCLK x ; for SMCs, the name is simply SMCLK x . These internal names are used only in NMSI mode to specify the clocks sent to the FCCs, SCCs or SMCs. These names do not correspond to any PowerQUICC II pins.

16.4 CMX Registers

The following sections describe the CMX registers.

16.4.1 CMX UTOPIA Address Register (CMXUAR)**NOTE**

This section does not apply to the MPC8250.

The CMX UTOPIA address register (CMXUAR), shown in [Figure 16-4](#), defines the connection of FCC1 and FCC2 UTOPIA multiple-PHY addresses to the twenty UTOPIA address pins of the PowerQUICC II; it also defines the connection of a BRG to the FCCs when an internal rate feature is used. This enables the user to implement a multiple-PHY UTOPIA master or slave on both FCC1 and FCC2 using only twenty pins. The user chooses how many PHYs to use with each interface and how many address lines are needed for each FCC.

	0	1	2	3	4	5	6	7	8	9	10	11	12	15
Field	SAD0	SAD1	SAD2	SAD3	SAD4	—	MAD4	MAD3	F1IRB	F2IRB	—			
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x0x11B0E													

Figure 16-4. CMX UTOPIA Address Register (CMXUAR)

[Table 16-2](#) describes CMXUAR fields.

Table 16-2. CMXUAR Field Descriptions

Bits	Name	Description
0–4	SAD x	Slave address input pin x connection. Note that the address indexes are relative to FCC1; see Figure 16-7 . 0 This address input pin is used by FCC2 in slave mode. 1 This address input pin is used by FCC1 in slave mode.
5	—	Reserved, should be cleared.
6–7	MAD x	Master address output pin x connection. Note that the address indexes are relative to FCC1; see Figure 16-7 . 0 This address output pin is used by FCC2 in master mode. 1 This address output pin is used by FCC1 in master mode.

Table 16-2. CMXUAR Field Descriptions (continued)

Bits	Name	Description
8–9	F11RB	FCC1 internal rate BRG selection. Selects the BRG to be connected to FCC 1 for internal rate operation. Used by the ATM controller; see Section 30.2.1.5, “Transmit External Rate and Internal Rate Modes.” 00 FCC1 internal rate clock is BRG5. 01 FCC1 internal rate clock is BRG6. 10 FCC1 internal rate clock is BRG7. 11 FCC1 internal rate clock is BRG8.
10–11	F121RB	FCC2 internal rate BRG selection. Selects the BRG to be connected to FCC 2 for internal rate operation. Used by the ATM controller; see Section 30.2.1.5, “Transmit External Rate and Internal Rate Modes.” 00 FCC2 internal rate clock is BRG5. 01 FCC2 internal rate clock is BRG6. 10 FCC2 internal rate clock is BRG7. 11 FCC2 internal rate clock is BRG8.
12–15	—	Reserved, should be cleared.

NOTE

Each SAD_x and MAD_x corresponds to a pair of separate receive and transmit address pins.

The PowerQUICC II has 16 output address pins and 10 input address pins dedicated for the UTOPIA interface. However, it has two FCCs with two parts each—receiver and transmitter that can be either master or slave concurrently. The PowerQUICC II allows both FCC1 and FCC2 to connect to the address lines without putting limitations on being a master or slave, as described in the following:

- For master mode: The user has two groups of eight address pins each. Three pins from each group are always connected to FCC1 and three are always connected to FCC2. The user decides which FCC uses the remaining two pins by programming CMXUAR[MAD_x]. See [Figure 16-5](#).





Figure 16-5. Connection of the Master Address

- For slave mode—The user has two groups of five address pins each. The user decides which FCC uses each pin by programming CMXUAR[SADx]. Connect any UTOPIA pins that are not connected to PowerQUICC II pins to GND. See Figure 16-6.



NOTE: To use FCC2 as shown, connect the FCC2 address bits reversed with respect to the pinout address indexes. PHY address pins with no pin connection should be connected to GND.

Figure 16-6. Connection of the Slave Address

NOTE

The user must program the addresses of the PHYs to be consecutive for each FCC; that is, the address lines connected to each FCC must be consecutive.

Figure 16-7 describes the interconnection between the receive external multi-PHY bus and the internal FCC1 and FCC2 receive multi-PHY addresses. The same diagram applies to the transmit multi-PHY bus using different dedicated parallel I/O pins.




Figure 16-7. Multi-PHY Receive Address Multiplexing

16.4.2 CMX SI1 Clock Route Register (CMXSI1CR)

The CMX SI1 clock route register (CMXSI1CR), displayed in [Figure 16-8](#), defines the connection of SI1 to the clock sources that can be input from the bank of clocks.

	0	1	2	3	4	5	6	7
Field	RTA1CS	RTB1CS	RTC1CS	RTD1CS	TTA1CS	TTB1CS	TTC1CS	TTD1CS
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B00							

Figure 16-8. CMX SI1 Clock Route Register (CMXSI1CR)

[Table 16-3](#) describes CMXSI1CR fields.

Table 16-3. CMXSI1CR Field Descriptions

Bits	Name	Description
0	RTA1CS	Receive TDM A1 clock source 0 TDM A1 receive clock is CLK1. 1 TDM A1 receive clock is CLK19.
1	RTB1CS	Receive TDM B1 clock source 0 TDM B1 receive clock is CLK3. 1 TDM B1 receive clock is CLK9.
2	RTC1CS	Receive TDM C1 clock source 0 TDM C1 receive clock is CLK5. 1 TDM C1 receive clock is CLK13.
3	RTD1CS	Receive TDM D1 clock source 0 TDM D1 receive clock is CLK7. 1 TDM D1 receive clock is CLK15.
4	TTA1CS	Transmit TDM A1 clock source 0 TDM A1 transmit clock is CLK2. 1 TDM A1 transmit clock is CLK20.
5	TTB1CS	Transmit TDM B1 clock source 0 TDM B1 transmit clock is CLK4. 1 TDM B1 transmit clock is CLK10.
6	TTC1CS	Transmit TDM C1 clock source 0 TDM C1 transmit clock is CLK6. 1 TDM C1 transmit clock is CLK14.
7	TTD1CS	Transmit TDM D1 clock source 0 TDM D1 transmit clock is CLK8. 1 TDM D1 transmit clock is CLK16.

16.4.3 CMX SI2 Clock Route Register (CMXSI2CR)

The CMX SI2 clock route register (CMXSI2CR), seen in [Figure 16-9](#), defines the connection of SI2 to the clock sources that can be input from the bank of clocks.

	0	1	2	3	4	5	6	7
Field	RTA2CS	RTB2CS	RTC2CS	RTD2CS	TTA2CS	TTB2CS	TTC2CS	TTD2CS
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B02							

Figure 16-9. CMX SI2 Clock Route Register (CMXSI2CR)

Table 16-4 describes CMXSI2CR fields.

Table 16-4. CMXSI2CR Field Descriptions

Bits	Name	Description
0	RTA2CS	Receive TDM A2 clock source 0 TDM A2 receive clock is CLK13. 1 TDM A2 receive clock is CLK5.
1	RTB2CS	Receive TDM B2 clock source 0 TDM B2 receive clock is CLK15. 1 TDM B2 receive clock is CLK17.
2	RTC2CS	Receive TDM C2 clock source 0 TDM C2 receive clock is CLK3. 1 TDM C2 receive clock is CLK17.
3	RTD2CS	Receive TDM D2 clock source 0 TDM D2 receive clock is CLK1. 1 TDM D2 receive clock is CLK19.
4	TTA2CS	Transmit TDM A2 clock source 0 TDM A2 transmit clock is CLK14. 1 TDM A2 transmit clock is CLK6.
5	TTB2CS	Transmit TDM B2 clock source 0 TDM B2 transmit clock is CLK16. 1 TDM B2 transmit clock is CLK18.
6	TTC2CS	Transmit TDM C2 clock source 0 TDM C2 transmit clock is CLK4. 1 TDM C2 transmit clock is CLK18.
7	TTD2CS	Transmit TDM D2 clock source 0 TDM D2 transmit clock is CLK2. 1 TDM D2 transmit clock is CLK20.

16.4.4 CMX FCC Clock Route Register (CMXFCR)

The CMX FCC clock route register (CMXFCR), shown in Figure 16-10, defines the connection of the FCCs to the TSA and to the clock sources from the bank of clocks.




Figure 16-10. CMX FCC Clock Route Register (CMXFCCR)

Table 16-5 describes CMXFCCR fields.

Table 16-5. CMXFCCR Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared
1	FC1	Defines the FCC1 connection 0 FCC1 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus FCCn pins is made in the parallel I/O control register. 1 FCC1 is connected to the TSA of the SIs. The NMSIx pins are available for other purposes.
2–4	RF1CS	Receive FCC1 clock source (NMSI mode). Ignored if FCC1 is connected to the TSA (FC1 = 1). 000 FCC1 receive clock is BRG5. 001 FCC1 receive clock is BRG6. 010 FCC1 receive clock is BRG7. 011 FCC1 receive clock is BRG8. 100 FCC1 receive clock is CLK9. 101 FCC1 receive clock is CLK10. 110 FCC1 receive clock is CLK11. 111 FCC1 receive clock is CLK12.
5–7	TF1CS	Transmit FCC1 clock source (NMSI mode). Ignored if FCC1 is connected to the TSA (FC1 = 1). 000 FCC1 transmit clock is BRG5. 001 FCC1 transmit clock is BRG6. 010 FCC1 transmit clock is BRG7. 011 FCC1 transmit clock is BRG8. 100 FCC1 transmit clock is CLK9. 101 FCC1 transmit clock is CLK10. 110 FCC1 transmit clock is CLK11. 111 FCC1 transmit clock is CLK12.

Table 16-5. CMXFCR Field Descriptions (continued)

Bits	Name	Description
8-9	FC2	<p>Defines the FCC2 connection.</p> <p>00 FCC2 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus FCCn pins is made in the parallel I/O control register.</p> <p>01 FCC2 is connected to the TSA of the SIs. The NMSIx pins are available for other purposes.</p> <p>10 FCC2 is connected to the TC layer (MPC8264 and MPC8266 only). The NMSIx pins are available for other purposes.</p> <p>11 Reserved</p>
10-12	RF2CS	<p>Receive FCC2 clock source (NMSI mode). Ignored if FCC2 is connected to the TSA (FC2 = 01).</p> <p>000 FCC2 receive clock is BRG5.</p> <p>001 FCC2 receive clock is BRG6.</p> <p>010 FCC2 receive clock is BRG7.</p> <p>011 FCC2 receive clock is BRG8.</p> <p>100 FCC2 receive clock is CLK13.</p> <p>101 FCC2 receive clock is CLK14.</p> <p>110 FCC2 receive clock is CLK15.</p> <p>111 FCC2 receive clock is CLK16.</p>
13-15	TF2CS	<p>Transmit FCC2 clock source (NMSI mode). Ignored if FCC2 is connected to the TSA (FC2 = 01).</p> <p>000 FCC2 transmit clock is BRG5.</p> <p>001 FCC2 transmit clock is BRG6.</p> <p>010 FCC2 transmit clock is BRG7.</p> <p>011 FCC2 transmit clock is BRG8.</p> <p>100 FCC2 transmit clock is CLK13.</p> <p>101 FCC2 transmit clock is CLK14.</p> <p>110 FCC2 transmit clock is CLK15.</p> <p>111 FCC2 transmit clock is CLK16.</p>
16	—	Reserved, should be cleared
17	FC3	<p>Defines the FCC3 connection</p> <p>0 FCC3 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus FCCn pins is made in the parallel I/O control register.</p> <p>1 FCC3 is connected to the TSA of the SIs. The NMSIx pins are available for other purposes.</p>
18-20	RF3CS	<p>Receive FCC3 clock source (NMSI mode). Ignored if FCC3 is connected to the TSA (FC3 = 1).</p> <p>000 FCC3 receive clock is BRG5.</p> <p>001 FCC3 receive clock is BRG6.</p> <p>010 FCC3 receive clock is BRG7.</p> <p>011 FCC3 receive clock is BRG8.</p> <p>100 FCC3 receive clock is CLK13.</p> <p>101 FCC3 receive clock is CLK14.</p> <p>110 FCC3 receive clock is CLK15.</p> <p>111 FCC3 receive clock is CLK16.</p>

Table 16-5. CMXFCR Field Descriptions (continued)

Bits	Name	Description
21–23	TF3CS	Transmit FCC3 clock source (NMSI mode). Ignored if FCC3 is connected to the TSA (FC3 = 1). 000 FCC3 transmit clock is BRG5. 001 FCC3 transmit clock is BRG6. 010 FCC3 transmit clock is BRG7. 011 FCC3 transmit clock is BRG8. 100 FCC3 transmit clock is CLK13. 101 FCC3 transmit clock is CLK14. 110 FCC3 transmit clock is CLK15. 111 FCC3 transmit clock is CLK16.
24–31	—	Reserved, should be cleared

16.4.5 CMX SCC Clock Route Register (CMXSCR)

The CMX SCC clock route register (CMXSCR), seen in [Figure 16-11](#), defines the connection of the SCCs to the TSA and to the clock sources from the bank of clocks. This register also enables the use of the external grant pin.




Figure 16-11. CMX SCC Clock Route Register (CMXSCR)

[Table 16-6](#) describes CMXSCR fields.

Table 16-6. CMXSCR Field Descriptions

Bits	Name	Description
0	GR1	Grant support of SCC1 0 SCC1 transmitter does not support the grant mechanism. The grant is always asserted internally. 1 SCC1 transmitter supports the grant mechanism as determined by the GMx bit of a serial device channel.
1	SC1	SCC1 connection 0 SCC1 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SCCn pins is made in the parallel I/O control register. 1 SCC1 is connected to TSA of the SIs. The NMSIx pins are available for other purposes.

Table 16-6. CMXSCR Field Descriptions (continued)

Bits	Name	Description
2–4	RS1CS	Receive SCC1 clock source (NMSI mode). Ignored if SCC1 is connected to the TSA (SC1 = 1). 000 SCC1 receive clock is BRG1. 001 SCC1 receive clock is BRG2. 010 SCC1 receive clock is BRG3. 011 SCC1 receive clock is BRG4. 100 SCC1 receive clock is CLK11. 101 SCC1 receive clock is CLK12. 110 SCC1 receive clock is CLK3. 111 SCC1 receive clock is CLK4.
5–7	TS1CS	Transmit SCC1 clock source (NMSI mode). Ignored if SCC1 is connected to the TSA (SC1 = 1). 000 SCC1 transmit clock is BRG1. 001 SCC1 transmit clock is BRG2. 010 SCC1 transmit clock is BRG3. 011 SCC1 transmit clock is BRG4. 100 SCC1 transmit clock is CLK11. 101 SCC1 transmit clock is CLK12. 110 SCC1 transmit clock is CLK3. 111 SCC1 transmit clock is CLK4.
8	GR2	Grant support of SCC2 0 SCC2 transmitter does not support the grant mechanism. The grant is always asserted internally. 1 SCC2 transmitter supports the grant mechanism as determined by the GMx bit of a serial device channel.
9	SC2	SCC2 connection 0 SCC2 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SCCn pins is made in the parallel I/O control register. 1 SCC2 is connected to TSA of the SIs. The NMSIx pins are available for other purposes.
10–12	RS2CS	Receive SCC2 clock source (NMSI mode). Ignored if SCC2 is connected to the TSA (SC2 = 1). 000 SCC2 receive clock is BRG1. 001 SCC2 receive clock is BRG2. 010 SCC2 receive clock is BRG3. 011 SCC2 receive clock is BRG4. 100 SCC2 receive clock is CLK11. 101 SCC2 receive clock is CLK12. 110 SCC2 receive clock is CLK3. 111 SCC2 receive clock is CLK4.
13–15	TS2CS	Transmit SCC2 clock source (NMSI mode). Ignored if SCC2 is connected to the TSA (SC2 = 1). 000 SCC2 transmit clock is BRG1. 001 SCC2 transmit clock is BRG2. 010 SCC2 transmit clock is BRG3. 011 SCC2 transmit clock is BRG4. 100 SCC2 transmit clock is CLK11. 101 SCC2 transmit clock is CLK12. 110 SCC2 transmit clock is CLK3. 111 SCC2 transmit clock is CLK4.
16	GR3	Grant support of SCC3 0 SCC3 transmitter does not support the grant mechanism. The grant is always asserted internally. 1 SCC3 transmitter supports the grant mechanism as determined by the GMx bit of a serial device channel.

Table 16-6. CMXSCR Field Descriptions (continued)

Bits	Name	Description
17	SC3	<p>SCC3 connection</p> <p>0 SCC3 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SCCn pins is made in the parallel I/O control register.</p> <p>1 SCC3 is connected to TSA of the SIs. The NMSIx pins are available for other purposes.</p>
18–20	RS3CS	<p>Receive SCC3 clock source (NMSI mode). Ignored if SCC3 is connected to the TSA (SC3 = 1).</p> <p>000 SCC3 receive clock is BRG1.</p> <p>001 SCC3 receive clock is BRG2.</p> <p>010 SCC3 receive clock is BRG3.</p> <p>011 SCC3 receive clock is BRG4.</p> <p>100 SCC3 receive clock is CLK5.</p> <p>101 SCC3 receive clock is CLK6.</p> <p>110 SCC3 receive clock is CLK7.</p> <p>111 SCC3 receive clock is CLK8.</p>
21–23	TS3CS	<p>Transmit SCC3 clock source (NMSI mode). Ignored if SCC3 is connected to the TSA (SC3 = 1).</p> <p>000 SCC3 transmit clock is BRG1.</p> <p>001 SCC3 transmit clock is BRG2.</p> <p>010 SCC3 transmit clock is BRG3.</p> <p>011 SCC3 transmit clock is BRG4.</p> <p>100 SCC3 transmit clock is CLK5.</p> <p>101 SCC3 transmit clock is CLK6.</p> <p>110 SCC3 transmit clock is CLK7.</p> <p>111 SCC3 transmit clock is CLK8.</p>
24	GR4	<p>Grant support of SCC4</p> <p>0 SCC4 transmitter does not support the grant mechanism. The grant is always asserted internally.</p> <p>1 SCC4 transmitter supports the grant mechanism as determined by the GMx bit of a serial device channel.</p>
25	SC4	<p>SCC4 connection</p> <p>0 SCC4 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SCCn pins is made in the parallel I/O control register.</p> <p>1 SCC4 is connected to TSA of the SIs. The NMSIx pins are available for other purposes.</p>

Table 16-6. CMXSCR Field Descriptions (continued)

Bits	Name	Description
26–28	RS4CS	Receive SCC4 clock source (NMSI mode). Ignored if SCC4 is connected to the TSA (SC4 = 1). 000 SCC4 receive clock is BRG1. 001 SCC4 receive clock is BRG2. 010 SCC4 receive clock is BRG3. 011 SCC4 receive clock is BRG4. 100 SCC4 receive clock is CLK5. 101 SCC4 receive clock is CLK6. 110 SCC4 receive clock is CLK7. 111 SCC4 receive clock is CLK8
29–31	TS4CS	Transmit SCC4 clock source (NMSI mode). Ignored if SCC4 is connected to the TSA (SC4 = 1). 000 SCC4 transmit clock is BRG1. 001 SCC4 transmit clock is BRG2. 010 SCC4 transmit clock is BRG3. 011 SCC4 transmit clock is BRG4. 100 SCC4 transmit clock is CLK5. 101 SCC4 transmit clock is CLK6. 110 SCC4 transmit clock is CLK7. 111 SCC4 transmit clock is CLK8

16.4.6 CMX SMC Clock Route Register (CMXSMR)

The CMX SMC clock route register (CMXSMR), shown in [Figure 16-12](#), defines the connection of the SMCs to the TSA and to the clock sources from the bank of clocks.

	0	1	2	3	4	5	6	7
Field	SMC1	—	SMC1CS		SMC2	—	SMC2CS	
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B0C							

Figure 16-12. CMX SMC Clock Route Register (CMXSMR)

[Table 16-7](#) describes CMXSMR fields.

Table 16-7. CMXSMR Field Descriptions

Bit s	Name	Description
0	SMC1	SMC1 connection 0 SMC1 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SMCn pins is made in the parallel I/O control register. 1 SMC1 is connected to the TSA of the SIs. The NMSIx pins are available for other purposes.
1	—	Reserved, should be cleared

Table 16-7. CMXSMR Field Descriptions

Bit s	Name	Description
2–3	SMC1CS	SMC1 clock source (NMSI mode). SMC1 can take its clocks from one of the two BRGs or one of two pins from the bank of clocks. However, the SMC1 transmit and receive clocks must be the same when it is connected to the NMSI. 00 SMC1 transmit and receive clocks are BRG1. 01 SMC1 transmit and receive clocks are BRG7. 10 SMC1 transmit and receive clocks are CLK7. 11 SMC1 transmit and receive clocks are CLK9.
4	SMC2	SMC2 connection 0 SMC2 is not connected to the TSA and is either connected directly to the NMSIx pins or is not used. The choice of general-purpose I/O port pins versus SMCn pins is made in the parallel I/O control register. 1 SMC2 is connected to the TSA of the SIs. The NMSIx pins are available for other purposes.
5	—	Reserved, should be cleared
6–7	SMC2CS	SMC2 clock source (NMSI mode). SMC2 can take its clocks from one of the eight BRGs or one of eight pins from the bank of clocks. However, the SMC2 transmit and receive clocks must be the same when it is connected to the NMSI. 00 SMC2 transmit and receive clocks are BRG2. 01 SMC2 transmit and receive clocks are BRG8. 10 SMC2 transmit and receive clocks are CLK19. 11 SMC2 transmit and receive clocks are CLK20.

Chapter 17

Baud-Rate Generators (BRGs)

The CPM contains eight independent, identical baud-rate generators (BRGs) that can be used with the FCCs, SCCs, and SMCs. The clocks produced by the BRGs are sent to the bank-of-clocks selection logic, where they can be routed to the controllers. In addition, the output of a BRG can be routed to a pin to be used externally. The following is a list of BRGs' main features:

- Eight independent and identical BRGs
- On-the-fly changes allowed
- Each BRG can be routed to one or more FCCs, SCCs, or SMCs
- A 16x divider option allows slow baud rates at high system frequencies
- Each BRG contains an autobaud support option
- Each BRG output can be routed to a pin (BRGOn)

Figure 17-1 shows a BRG.




Figure 17-1. Baud-Rate Generator (BRG) Block Diagram

Each BRG clock source can be BRGCLK, or a choice of two external clocks (selected in BRGC_x[EXTC]). The BRGCLK is an internal signal generated in the PowerQUICC II clock synthesizer specifically for the BRGs, the SPI, and the I²C internal BRG. Alternatively, external clock pins can be configured as clock sources. The external source option allows flexible baud-rate frequency generation, independent of the system frequency. Additionally, the external source option allows a single external frequency to be the

source for multiple BRGs. The external source signals are not synchronized internally before being used by the BRG.

The BRG provides a divide-by-16 option (BRGCx[DIV16]) and a 12-bit prescaler (BRGCx[CD]) to divide the source clock frequency. The combined source-clock divide factor can be changed on-the-fly; however, two changes should not occur within two source clock periods.

The prescaler output is sent internally to the bank of clocks and can also be output externally on BRGOn through the parallel I/O ports. If the BRG divides the clock by an even value, the transitions of BRGOn always occur on the falling edge of the source clock. If the divide factor is odd, the transitions alternate between the falling and rising edges of the source clock. Additionally, the output of the BRG can be sent to the autobaud control block.

17.1 BRG Configuration Registers 1–8 (BRGCx)

The BRG configuration registers (BRGCx) are shown in Figure 17-2. A reset disables the BRG and drives the BRGO output clock high. The BRGC can be written at any time with no need to disable the SCCs or external devices that are connected to BRGO. Configuration changes occur at the end of the next BRG clock cycle (no spikes occur on the BRGO output clock). BRGC can be changed on-the-fly; however, two changes should not occur within a time equal to two source clock periods.

Field	—												RST	EN
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x0x119F0 (BRGC1), 0x0x119F4 (BRGC2), 0x0x119F8 (BRGC3), 0x0x119FC (BRGC4), 0x0x115F0 (BRGC5), 0x0x115F4 (BRGC6), 0x0x115F8 (BRGC7), 0x0x115FC (BRGC8)													
Field	EXTC	ATB	CD											DIV16
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x119F22 (BRGC1), 0x119F6 (BRGC2), 0x119FA (BRGC3), 0x119FE (BRGC4), 0x115F2 (BRGC5), 0x115F6 (BRGC6), 0x115FA (BRGC7), 0x115FE (BRGC8)													

Figure 17-2. Baud-Rate Generator Configuration Registers (BRGCx)

Table 17-1 describes the BRGCx fields.

Table 17-1. BRGCx Field Descriptions

Bits	Name	Description
0–13	—	Reserved, should be cleared.
14	RST	Reset BRG. Performs a software reset of the BRG identical to that of an external reset. A reset disables the BRG and drives BRGO high. This is externally visible only if BRGO is connected to the corresponding parallel I/O pin. 0 Enable the BRG. 1 Reset the BRG (software reset).
15	EN	Enable BRG count. Used to dynamically stop the BRG from counting—useful for low-power modes. 0 Stop all clocks to the BRG. 1 Enable clocks to the BRG.
16–17	EXTC	External clock source. Selects the BRG input clock. See Table 17-2.. 00 The BRG input clock comes from the BRGCLK (internal clock generated from the CPM clock); see Section 10.8, “System Clock Control Register (SCCR)” . 01 If BRG1, 2, 5, 6: The BRG input clock comes from the CLK3 pin. If BRG3, 4, 7, 8: The BRG input clock comes from the CLK9 pin 10 If BRG1, 2, 5, 6: The BRG input clock comes from the CLK5 pin. If BRG3, 4, 7, 8: The BRG input clock comes from the CLK15 pin 11 Reserved.
18	ATB	Autobaud. Selects autobaud operation of the BRG on the corresponding RXD. ATB must remain zero until the SCC receives the three Rx clocks. Then the user must set ATB to obtain the correct baud rate. After the baud rate is obtained and locked, it is indicated by setting AB in the UART event register. 0 Normal operation of the BRG. 1 When RXD goes low, the BRG determines the length of the start bit and synchronizes the BRG to the actual baud rate.
19–30	CD	Clock divider. CD presets an internal 12-bit counter that is decremented at the DIV16 output rate. When the counter reaches zero, it is reloaded with CD. CD = 0xFFF produces the minimum clock rate for BGRO (divide by 4,096); CD = 0x000 produces the maximum rate (divide by 1). When dividing by an odd number, the counter ensures a 50% duty cycle by asserting the terminal count once on clock low and next on clock high. The terminal count signals counter expiration and toggles the clock. See Section 17.3, “UART Baud Rate Examples.”
31	DIV16	Divide-by-16. Selects a divide-by-1 or divide-by-16 prescaler before reaching the clock divider. See Section 17.3, “UART Baud Rate Examples.” 0 Divide by 1. 1 Divide by 16.

Table 17-2 shows the possible external clock sources for the BRGs.

Table 17-2. BRG External Clock Source Options

BRG	CLK																			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
BRG1			V		V															
BRG2			V		V															
BRG3									V						V					
BRG4									V						V					
BRG5			V		V															
BRG6			V		V															
BRG7									V						V					
BRG8									V						V					

17.2 Autobaud Operation on a UART

During the autobaud process, a UART deduces the baud rate of its received character stream by examining the received pattern and its timing. A built-in autobaud control function automatically measures the length of a start bit and modifies the baud rate accordingly.

If the autobaud bit BRGC_x[ATB] is set, the autobaud control function starts searching for a low level on the corresponding RXD_n input, which it assumes marks the beginning of a start bit, and begins counting the start bit length. During this time, the BRG output clock toggles for 16 BRG clock cycles at the BRG source clock rate and then stops with BRGON in the low state.

When RXD_n goes high again, the autobaud control block rewrites BRGC_x[CD, DIV16] to the divide ratio found, which at high baud rates may not be exactly the final rate desired (for example, 56,600 may result rather than 57,600). An interrupt can be enabled in the UART SCC event register to report that the autobaud controller rewrote BRGC_x. The interrupt handler can then adjust BRGC_x[CD, DIV16] (see Table 17-3.) for accuracy before the first character is fully received, ensuring that the UART recognizes all characters.

After a full character is received, the software can verify that the character matches a predefined value (such as 'a' or 'A'). Software should then check for other characters (such as 't' or 'T') and program the preferred parity mode in the UART's protocol-specific mode register (PSMR).

Note that the SCC associated with this BRG must be programmed to UART mode and select the 16× option for TDCR and RDCR in the general SCC mode register low. Input frequencies such as 1.8432, 3.68, 7.36, and 14.72 MHz should be used. The SCC performing the autobaud function must be connected to that SCC's BRG; that is, SCC2 must be clocked by BRG2, and so on.

Also, to detect an autobaud lock and generate an interrupt, the SCC must receive three full Rx clocks from the BRG before the autobaud process begins. To do this, first clear BRGC_x[ATB] and enable the BRG Rx clock to the highest frequency. Then, immediately before the autobaud process starts (after device initialization), set BRGC_x[ATB].

17.3 UART Baud Rate Examples

For synchronous communication using the internal BRG, the BRGO must not exceed the BRG input clock divided by 2. Therefore, with a BRG input clock of 66MHz (generated using an external clock source: refer to BRGCx[EXTC]), the maximum BRGO rate is 33MHz. Program the UART to 16× oversampling when using the SCC as a UART. Rates of 8× and 32× are also available. Assuming 16× oversampling is chosen in the UART, the maximum data rate is 66 MHz ÷ 16 = 4.125 Mbps. Keeping the above in mind, use the following formula to calculate the bit rate based on a particular BRG configuration for a UART:

$$\begin{aligned} \text{Async Baud Rate} &= \frac{\text{BRGCLK or External Clock Source}}{(\text{Prescale Divider}) \bullet (\text{Clock Divider} + 1) \bullet (\text{Sampling Rate})} \\ &= \frac{\text{BRGCx[EXTC]}}{(\text{BRGCx[DIV16]}) \bullet (\text{BRGCx[CD]} + 1) \bullet (\text{GSMRx_L[xDCR]})} \end{aligned}$$

Table 17-3 lists typical bit rates of asynchronous communication. Note that here the internal clock rate is assumed to be 16× the baud rate; that is, GSMRx_L[TDCR] = GSMRx_L[RDCR] = 0b10.

Table 17-3. Typical Baud Rates for Asynchronous Communication

Baud Rate	Using a 66-MHz BRG Input Clock		
	BRGCx[DIV16]	BRGCx[CD]	Actual Frequency (Hz)
75	1	3436	75.01
150	1	1718	149.98
300	1	858	300.13
600	1	429	599.56
1200	0	3436	1200.2
2400	0	1718	2399.7
4800	0	858	4802.1
9600	0	429	9593.0
19,200	0	214	19,186
38,400	0	106	38,551
57,600	0	71	57,292
115,200	0	35	114,583
460,000	0	8	458,333

For synchronous communication, the internal clock is identical to the baud-rate output. To get the preferred rate, select the system clock according to the following:

$$\text{Sync Baud Rate} = \frac{\text{BRGCLK or External Clock Source}}{(\text{Prescale Divider}) \bullet (\text{Clock Divider} + 1)}$$

Baud-Rate Generators (BRGs)

$$= \frac{\text{BRGC}_x[\text{EXTC}]}{(\text{BRGC}_x[\text{DIV16}] \cdot (\text{BRGC}_x[\text{CD}] + 1))}$$

For example, to get a rate of 64 kbps, the system clock can be 24.96 MHz, $\text{BRGC}_x[\text{DIV16}] = 0$, and $\text{BRGC}_x[\text{CD}] = 389$.

Chapter 18

Timers

The CPM includes four identical 16-bit general-purpose timers or two 32-bit timers. Each general-purpose timer consists of a timer mode register (TMR), a timer capture register (TCR), a timer counter (TCN), a timer reference register (TRR), a timer event register (TER), and a timer global configuration register (TGCR). The TMRs contain the prescaler values programmed by the user.

Figure 18-1 shows the timer block diagram.




Figure 18-1. Timer Block Diagram

Pin assignments for TIN_x , \overline{TGATE}_x , and \overline{TOUT}_x are described in Section 40.5, “Ports Tables.”

18.1 Features

The key features of the timer include the following:

- The maximum input clock is the bus clock
- Maximum period of 4 seconds (at 66 MHz)

- 16-nanosecond resolution (at 66 MHz)
- Programmable sources for the clock input
- Input capture capability
- Output compare with programmable mode for the output pin
- Two timers cascade internally or externally to form a 32-bit timer
- Free run and restart modes
- Functional compatibility with timers on the MC68360 and MPC860

18.2 General-Purpose Timer Units

The clock input to the prescaler can be selected from three sources:

- The bus clock (CLKIN)
- The bus clock divided by 16 (CLKIN/16)
- The corresponding TIN_x, programmed in the parallel port registers

The bus clock is generated in the clock synthesizer and defaults to the bus frequency. However, the bus clock has the option to be divided before it leaves the clock synthesizer. This mode, called slow go, is used to save power. Whatever the resulting frequency of the bus clock, the user can either choose that frequency or the frequency divided by 16 as the input to the prescaler of each timer. Alternatively, the user may prefer TIN_x to be the clock source. TIN_x is internally synchronized to the internal clock. If the user has chosen to internally cascade two 16-bit timers to a 32-bit timer, then a timer can use the clock generated by the output of another timer.

The clock input source is selected by the corresponding TMR[ICLK] bits. The prescaler is programmed to divide the clock input by values from 1 to 256 and the output of the prescaler is used as an input to the 16-bit counter. The best resolution of the timer is one clock cycle (16 ns at 66 MHz). The maximum period (when the reference value is all ones) is 268,435,456 cycles (4 seconds at 66 MHz).

Each timer can be configured to count until a reference is reached and then either begin a new time count immediately or continue to run. The FRR bit of the corresponding TMR selects each mode. Upon reaching the reference value, the corresponding TER bit is set and an interrupt is issued if TMR[ORI] = 1. The timers can output a signal on the timer outputs ($\overline{\text{TOUT1}}$ – $\overline{\text{TOUT4}}$) when the reference value is reached (selected by the corresponding TMR[OM]). This signal can be an active-low pulse or a toggle of the current output. The output can also be connected internally to the input of another timer, resulting in a 32-bit timer.

In addition, each timer has a 16-bit TCR used to latch the value of the counter when a defined transition of TIN1, TIN2, TIN3, or TIN4 is sensed by the corresponding input capture edge detector. The type of transition triggering the capture is selected by the corresponding TMR[CE] bits. Upon a capture or reference event, the corresponding TER bit is set and a maskable interrupt request is issued to the interrupt controller. The timers may be gated/restarted by an external gate signal. There are two gate signals— $\overline{\text{TGATE1}}$ controls timer 1 and/or 2 and $\overline{\text{TGATE2}}$ controls timer 3 and/or 4. Normal gate mode enables the count on a falling edge of $\overline{\text{TGATEx}}$ and disables the count on the rising edge of $\overline{\text{TGATEx}}$. This mode allows the timer to count conditionally, based on the state of $\overline{\text{TGATEx}}$.

The restart gate mode performs the same function as normal mode, except it also resets the counter on the falling edge of $\overline{\text{TGATE}}_x$. This mode has applications in pulse interval measurement and bus monitoring as follows:

- **Pulse measurement**—The restart gate mode can measure a low $\overline{\text{TGATE}}_x$. The rising edge of $\overline{\text{TGATE}}_x$ completes the measurement and if $\overline{\text{TGATE}}_x$ is connected externally to TIN_x , it causes the timer to capture the count value and generate a rising-edge interrupt.
- **Bus monitoring**—The restart gate mode can detect a signal that is abnormally stuck low. The bus signal should be connected to $\overline{\text{TGATE}}_x$. The timer count is reset on the falling edge of the bus signal and if the bus signal does not go high again within the number of user-defined clocks, an interrupt can be generated.

The gate function is enabled in the TMR; the gate operating mode is selected in the TGCR.

NOTE

$\overline{\text{TGATE}}_x$ is internally synchronized to the system clock. If $\overline{\text{TGATE}}_x$ meets the asynchronous input setup time, the counter begins counting after one system clock when working with the internal clock.

18.2.1 Cascaded Mode

In this mode, two 16-bit timers can be internally cascaded to form a 32-bit counter. Timer 1 may be internally cascaded to timer 2, and timer 3 can be internally cascaded to timer 4. Because the decision to cascade timers is made independently, the user can select two 16-bit timers or one 32-bit timer. TGCR is used to put the timers into cascaded mode, as shown in [Figure 18-2](#).




Figure 18-2. Timer Cascaded Mode Block Diagram

If $\text{TGCR}[\text{CAS}] = 1$, the two timers function as a 32-bit timer with a 32-bit TRR, TCR, and TCN. In this case, TMR1 and/or TMR3 are ignored, and the modes are defined using TMR2 and/or TMR4. The capture is controlled from TIN_2 or TIN_4 and the interrupts are generated from TER_2 or TER_4 . In cascaded mode, the combined TRR, TCR, and TCN must be referenced with 32-bit bus cycles.

18.2.2 Timer Global Configuration Registers (TGCR1 and TGCR2)

The timer global configuration registers (TGCR1 and TGCR2), shown in [Figure 18-3](#) and [Figure 18-4](#), contain configuration parameters used by the timers. These registers allow simultaneous starting and stopping of a pair of timers (1 and 2 or 3 and 4) if one bus cycle is used.

	0	1	2	3	4	5	6	7
Field	CAS2	—	STP2	RST2	GM1	—	STP1	RST1
Reset	0000_0000							
R/W	R/W							
Addr	0x0x10D80							

Figure 18-3. Timer Global Configuration Register 1 (TGCR1)

Table 18-1 describes TGCR1 fields.

Table 18-1. TGCR1 Field Descriptions

Bits	Name	Description
0	CAS2	Cascade timers. 0 Normal operation. 1 Timers 1 and 2 cascade to form a 32-bit timer.
1	—	Reserved, should be cleared.
2	STP 2	Stop timer. 0 Normal operation. 1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock from the internal bus interface, which allows the user to read and write timer registers. The clocks to the timer remain stopped until the user clears this bit or a hardware reset occurs.
3	RST2	Reset timer. 0 Reset the corresponding timer (a software reset is identical to an external reset). 1 Enable the corresponding timer if the STP bit is cleared.
4	GM1	Gate mode for $\overline{\text{TGATE1}}$. This bit is valid only if the gate function is enabled in TMR1 or TMR2. 0 Restart gate mode. $\overline{\text{TGATE1}}$ is used to enable/disable count. A falling $\overline{\text{TGATE1}}$ enables and restarts the count and a rising edge of $\overline{\text{TGATE1}}$ disables the count. 1 Normal gate mode. This mode is the same as 0, except the falling edge of $\overline{\text{TGATE1}}$ does not restart the count value in TCN.
5	—	Reserved, should be cleared.
6	STP1	Stop timer. 0 Normal operation. 1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock from the internal bus interface, which allows the user to read and write timer registers. The clocks to the timer remain stopped until the user clears this bit or a hardware reset occurs.
7	RST1	Reset timer. 0 Reset the corresponding timer (a software reset is identical to an external reset). 1 Enable the corresponding timer if STP = 0.

The TGCR2 register is shown in [Figure 18-4](#).

	0	1	2	3	4	5	6	7
Field	CAS4	—	STP4	RST4	GM2	—	STP3	RST3
Reset	0000_0000							
R/W	R/W							
Addr	0x0x10D84							

Figure 18-4. Timer Global Configuration Register 2 (TGCR2)

Table 18-2 describes TGCR2 fields.

Table 18-2. TGCR2 Field Descriptions

Bit	Name	Description
0	CAS4	Cascade timers. 0 Normal operation. 1 Timers 3 and 4 cascades to form a 32-bit timer.
1	—	Reserved, should be cleared.
2	STP 4	Stop timer. 0 Normal operation. 1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock from the internal bus interface, which allows the user to read and write timer registers. The clocks to the timer remain stopped until the user clears this bit or a hardware reset occurs.
3	RST4	Reset timer. 0 Reset the corresponding timer (a software reset is identical to an external reset). 1 Enable the corresponding timer if the STP bit is cleared.
4	GM2	Gate mode for $\overline{\text{TGATE2}}$. This bit is valid only if the gate function is enabled in TMR3 or TMR4. 0 Restart gate mode. $\overline{\text{TGATE2}}$ is used to enable/disable the count. The falling edge of $\overline{\text{TGATE2}}$ enables and restarts the count and the rising edge of $\overline{\text{TGATE2}}$ disables the count. 1 Normal gate mode. This mode is the same as 0, except the falling edge of $\overline{\text{TGATE2}}$ does not restart the count value in TCN.
5	—	Reserved, should be cleared.
6	STP3	Stop timer. 0 Normal operation. 1 Reduce power consumption of the timer. This bit stops all clocks to the timer, however it is possible to read the values while the clock is stopped. The clocks to the timer remain stopped until the user clears this bit or a hardware reset occurs.
7	RST3	Reset timer. 0 Reset the corresponding timer (a software reset is identical to an external reset). 1 Enable the corresponding timer if STP = 0.

18.2.3 Timer Mode Registers (TMR1–TMR4)

The four timer mode registers (TMR1–TMR4) are shown in [Figure 18-5](#).

Erratic behavior may occur if TGCR1 and TGCR2 are not initialized before the TMRs. Only TGCR[RST] can be modified at any time.

	0	7	8	9	10	11	12	13	14	15	
Field	PS			CE		OM	ORI	FRR	ICLK		GE
Reset	0000_0000_0000_0000										
R/W	R/W										
Addr	0x0x10D90 (TMR1); 0x0x10D92 (TMR2); 0x0x10DA0 (TMR3); 0x0x10DA2 (TMR4)										

Figure 18-5. Timer Mode Registers (TMR1–TMR4)

Table 18-3 describes TMR1–TMR4 register fields.

Table 18-3. TMR1–TMR4 Field Descriptions

Bits	Name	Description
0–7	PS	Prescaler value. The prescaler is programmed to divide the clock input by values from 1 to 256. The value 00000000 divides the clock by 1 and 11111111 divides the clock by 256.
8–9	CE	Capture edge and enable interrupt. 00 Disable interrupt on capture event; capture function is disabled. 01 Capture on rising TINx edge only and enable interrupt on capture event. 10 Capture on falling TINx edge only and enable interrupt on capture event. 11 Capture on any TINx edge and enable interrupt on capture event.
10	OM	Output mode 0 Active-low pulse on $\overline{\text{TOUTx}}$ for one timer input clock cycle as defined by the ICLK bits. Thus, $\overline{\text{TOUTx}}$ may be low for one bus clock period, one bus clock/16 period, or one TINx clock cycle period. $\overline{\text{TOUTx}}$ changes occur on the rising edge of the system clock. 1 Toggle $\overline{\text{TOUTx}}$. $\overline{\text{TOUTx}}$ changes occur on the rising edge of the system clock.
11	ORI	Output reference interrupt enable. 0 Disable interrupt for reference reached (does not affect interrupt on capture function). 1 Enable interrupt upon reaching the reference value.
12	FRR	Free run/restart. 0 Free run. The timer count continues to increment after the reference value is reached. 1 Restart. The timer count is reset immediately after the reference value is reached.
13–14	ICLK	Input clock source for the timer. 00 Internally cascaded input. For TMR1, the timer 1 input is the output of timer 2. For TMR3, the timer 3 input is the output of timer 4. For TMR2 and TMR4, this selection means no input clock is provided to the timer. 01 Internal bus clock. 10 Internal bus clock divided by 16. 11 Corresponding TINx: TIN1, TIN2, TIN3, or TIN4 (falling edge).
15	GE	Gate enable. 0 $\overline{\text{TGATEx}}$ is ignored. 1 $\overline{\text{TGATEx}}$ is used to control the timer.

18.2.4 Timer Reference Registers (TRR1–TRR4)

Each timer reference register (TRR1–TRR4), shown in Figure 18-6, contains the timeout's reference value. The reference value is not reached until TCNx increments to equal the timeout reference value.

	0	15
Field	Timeout reference value	
Reset	0xFFFF	
R/W	R/W	
Addr	0x0x10D94 (TRR1), 0x0x10D96 (TRR2), 0x0x10DA4 (TRR3), 0x0x10DA6 (TRR4)	

Figure 18-6. Timer Reference Registers (TRR1–TRR4)

18.2.5 Timer Capture Registers (TCR1–TCR4)

Each timer capture register (TCR1–TCR4), shown in [Figure 18-7](#), is used to latch the value of the counter according to TMR_x[CE].

	0	15
Field	Latched counter value	
Reset	0x0000	
R/W	R/W	
Addr	0x0x10D98 (TCR1), 0x0x10D9A (TCR2), 0x0x10DA8 (TCR3), 0x0x10DAA (TCR4)	

Figure 18-7. Timer Capture Registers (TCR1–TCR4)

18.2.6 Timer Counters (TCN1–TCN4)

Each timer counter register (TCN1–TCN4), shown in [Figure 18-8](#), is an up-counter. A read cycle to TCN_x yields the current value of the timer but does not affect the counting operation. A write cycle to TCN_x sets the register to the written value, thus causing its corresponding prescaler, TMR_x[PS], to be reset.

	0	15
Field	Up counter	
Reset	0x0000	
R/W	R/W	
Addr	0x0x10D9C (TCN1), 0x0x10D9E (TCN2), 0x0x10DAC (TCN3), 0x0x10DAE (TCN4)	

Figure 18-8. Timer Counter Registers (TCN1–TCN4)

Note that the counter registers may not be updated correctly if a write is made while the timer is not running. Use TRR_x to define the preferred count value.

18.2.7 Timer Event Registers (TER1–TER4)

Each timer event register (TER_x), shown in [Figure 18-9](#), reports events recognized by the timers. When an output reference event is recognized, the timer sets TER_x[REF] regardless of the corresponding TMR_x[ORI]. The capture event is set only if it is enabled by TMR_x[CE]. TER1–TER4 can be read at any time.

Timers

Writing ones clears event bits; writing zeros has no effect. Both event bits must be cleared before the timer negates the interrupt.

	0	13	14	15	
Field	—			REF	CAP
Reset	0x0000				
Addr	0x0x10DB0 (TER1); 0x0x10DB2 (TER2); 0x0x10DB4 (TER3); 0x0x10DB6 (TER4)				

Figure 18-9. Timer Event Registers (TER1–TER4)

Table 18-4 describes TER fields.

Table 18-4. TER Field Descriptions

Bits	Name	Description
0–13	–	Reserved, should be cleared.
14	REF	Output reference event. The counter has reached the TRR value. TMR[ORI] is used to enable the interrupt request caused by this event.
15	CAP	Capture event. The counter value has been latched into the TCR. TMR[CE] is used to enable generation of this event.

Chapter 19

SDMA Channels and IDMA Emulation

The PowerQUICC II has two physical serial DMA (SDMA) channels. The CP implements two dedicated virtual SDMA channels for each FCC, MCC, SCC, SMC, SPI, and I²C—one for each transmitter and receiver. An additional four virtual SDMA channels are assigned to the programmable independent DMA (IDMA) channels.

Figure 19-1 shows data flow paths. Data from the peripheral controllers can be routed to external RAM using the 60x bus (path 1) or the local bus (path 2).




Figure 19-1. SDMA Data Paths

On a path 1 access, the SDMA channel must acquire the external system bus. On a path 2 access, the local bus is acquired and the access is not seen on the external system bus. Thus, the local bus transfer occurs at the same time as other operations on the external 60x system bus.

The SDMA channel can be assigned big-endian (Freescale) or little-endian format for accessing buffer data. These features are programmed in the receive and transmit registers associated with the FCCs, MCCs, SCCs, SMCs, SPI, and I²C.

If a 60x or local bus error occurs on a CP-related access by the SDMA, the CP generates a unique interrupt in the SDMA status register (SDSR). The interrupt service routine then reads the appropriate DMA transfer error address register (PDTEA for the 60x bus or LDTEA for the local bus) to determine the address the bus error occurred on. The channel that caused the bus error is determined by reading the channel number from PDTEM or LDTEM. If an SDMA bus error occurs on a CP-related transaction, all CPM activity stops and the entire CPM must be reset in the CP command register (CPCR). See [Section 19.2, “SDMA Registers.”](#)

19.1 SDMA Bus Arbitration and Bus Transfers

On the PowerQUICC II, the core, PCI bridge, and SDMA can become external bus masters. (The relative priority of these masters is programmed by the user; see [Section 4.3.2, “System Configuration and Protection Registers,”](#) for programming bus arbitration.) Therefore, any SDMA channel can arbitrate for the bus against the other internal devices and any external devices present. Once an SDMA channel becomes system bus master, it remains bus master for one transaction (which can be a byte, half-word, word, burst, or extended special burst) before releasing the bus. This feature, in combination with the zero-clock arbitration overhead provided by the 60x bus, increases bus efficiency and lowers bus latency.

To minimize the latency associated with slower, character-oriented protocols, an SDMA writes each character to memory as it arrives without waiting for the next character, and always reads using 16-bit half-word transfers.

The SDMA can access the 60x bus either at the regular 60x transactions (single-beat accesses, four-beat bursts) or special two- and three-beat burst accesses. For a further description of this feature see [Section 8.4.3.8, “Extended Transfer Mode.”](#)

A transfer may take multiple bus transactions if the memory provides a less than 64-bit 60x port size or less than 32-bit local bus port size. An SDMA uses back-to-back bus transactions for the entire transfer—4-word bursts, 64-bit reads, and 8-, 16-, 32-, or 64-bit writes—before relinquishing the bus. For example, a 64-bit word 60x-bus read from a 32-bit memory takes two consecutive SDMA bus transactions.

An SDMA can steal transactions with no arbitration overhead when the PowerQUICC II is bus master. [Figure 19-2](#) shows an SDMA stealing a transaction from an internal bus master.




Figure 19-2. SDMA Bus Arbitration (Transaction Steal)

19.2 SDMA Registers

The only user-accessible registers associated with the SDMA are the SDMA address registers, read-only register used for diagnostics in case of an SDMA bus error, the SDMA status register and the SDMA mask register.

19.2.1 SDMA Status Register (SDSR)

The SDMA status register (SDSR), seen in [Figure 19-3](#), reports bus error events recognized by the SDMA controller for all 26 SDMA channels and 4 IDMA channels. On recognition of a bus error on the local or 60x buses, the SDMA sets its corresponding SDRS bit. The SDRS is a memory-mapped register that can be read at any time. Bits are cleared by writing ones to them; writing zeros has no effect.

Field	0	5	6	7
Reset	0000_0000		SBER_L	SBER_P
Addr	0x0x11018			

Figure 19-3. SDMA Status Register (SDSR)

[Table 19-1](#) describes SDRS fields.

Table 19-1. SDRS Field Descriptions

Bits	Name	Description
0–5	—	Reserved, should be cleared.
6	SBER_L	SDMA channel local bus error. Indicates that the SDMA channel on the local bus had terminated with an error during a read or write transaction. This bit is cleared writing a 1; writing a zero has no effect. The SDMA transfer error address can be read from LDTEA, and the channel number from LDTEM. Assertion of SBER_L causes the value inside LDTEA to stop updating. See Section 18.2.3, “SDMA Transfer Error Address Registers (PDTEA and LDTEA).”
7	SBER_P	SDMA channel 60x bus error. Indicates that the SDMA channel on the 60x bus had terminated with an error during a read or write transaction. This bit is cleared writing a 1; writing a zero has no effect. The SDMA transfer error address is read from PDTEA. The channel number is read from PDTEM.

19.2.2 SDMA Mask Register (SDMR)

The SDMA mask register (SDMR) is an 8-bit read/write register with the same bit format as the SDMA status register. If an SDMR bit is 1, the corresponding interrupt in SDSR is enabled. If the bit is zero, the corresponding interrupt in the status register is masked. SDMR is cleared at reset. SDMR can be accessed at 0x0x1101C.

19.2.3 SDMA Transfer Error Address Registers (PDTEA and LDTEA)

There are two 32-bit, read-only SDMA address registers. The PDTEA holds the system address accessed during an SDMA transfer error on the 60x bus. The LDTEA holds the system address accessed during an SDMA transfer error on the local/PCI bus. LDTEA is constantly updated with memory address of the local bus access regardless of whether SDMA error on the local bus has occurred. The address value inside LDTEA stops updating when SDSR[SBRE_L] is asserted. Both registers are undefined at reset. PDTEA can be accessed at 0x0x10050; LDTEA can be accessed at 0x0x10058.

19.2.4 SDMA Transfer Error MSNUM Registers (PDTEM and LDTEM)

There are two SDMA transfer error MSNUM registers (PDTEM and LDTEM). MSNUM[0–4] contains the sub-block code (SBC) used to identify the current peripheral controller accessing the bus. MSNUM[5] identifies which half of the controller is transferring (transmitter or receiver). The MSNUM of each transaction is held in these registers until the transaction is complete.

PDTEM is for SDMA transfer errors on the 60x bus, and LDTEM is for errors on the local/PCI bus. Both registers are undefined at reset. See [Figure 19-4](#).

Field	0	1	2	7	
Reset	—				
R/W	R				
Addr	0x0x10054 (PDTEM); 0x0x1005C (LDTEM)				

¹ On .29µm (HiP3), Rev A.1 devices, MSNUM = [0–5]. For .25µm (HiP4) and all other .29µm devices, MSNUM = [2–6].

Figure 19-4. SDMA Transfer Error MSNUM Registers (PDTEM/LDTEM)

[Table 19-2](#) describes PDTEM and LDTEM fields.

Table 19-2. PDTEM and LDTEM Field Descriptions

Bits ¹	Name	Description
0–1	— ²	Reserved, should be cleared.
2–6	MSNUM[2–6] ³	Bits 2–6 ³ of MSNUM is the sub-block code of the current peripheral controller accessing the bus. See the SBC field description of the CPCR in Section 14.4.1, “CP Command Register (CPCR).”
7	MSNUM[7] ⁴	Bit 7 ⁴ of MSNUM indicates which section of the peripheral controller is accessing the bus. 0 Transmit section 1 Receive section

¹ Bit ranges are for .29µm (HiP3) Rev B.3, C.2 and .25µm (HiP4) devices. For .29µm Rev A.1 devices, refer to notes 2–4.

² On .29µm Rev A.1 devices, [6–7].

³ On .29µm Rev A.1 devices, MSNUM[0–4].

⁴ On .29µm Rev A.1 devices, MSNUM[5].

19.3 IDMA Emulation

The CPM can be configured to provide general-purpose DMA functionality through the SDMA channel. Four general-purpose independent DMA (IDMA) channels are supported. In this special emulation mode, the user can specify any memory-to-memory or peripheral-to/from-memory transfers as if using dedicated DMA hardware.

The general-purpose IDMA channels can operate in different user-programmable data transfer modes. The IDMA can transfer data between any combination of memory and I/O. In addition, data may be transferred in either byte, half-word, word, double-word or burst quantities (note that IDMA cannot burst to or from the dual-port RAM) and the source and destination addresses may be odd or even. The most efficient packing algorithms are used in the IDMA transfers; however, anytime the IDMA has 0x10 or more bytes to transfer, it will burst. The single-address mode (fly-by mode) gives the highest performance, allowing data to be transferred between memory and a peripheral in a single bus transaction. The chip-select and wait-state generation logic on the PowerQUICC II can be used with the IDMA.

The bus bandwidth occupied by the IDMA can be programmed in the IDMA parameter RAM to achieve maximum system performance.

The IDMA supports two buffer handling modes—auto buffer and buffer chaining. The auto buffer mode allows blocks of data to be repeatedly moved from one location to another without user intervention. The buffer chaining mode allows a chain of blocks to be moved. The user specifies the data movement using BD tables like those used by other peripheral controllers. The BD tables reside in the dual-port RAM.

Each IDMA has three signals ($DREQ_x$, \overline{DACK}_x and \overline{DONE}_x) for peripheral handshaking.

19.4 IDMA Features

The main IDMA features are as follows:

- Four independent, fully programmable DMA channels
- Dual- or single-address transfers with 32-bit address and 64-bit data capability
- Memory-to-memory, memory-to-peripheral, and peripheral-to-memory modes
- 4-Gbyte maximum block length for each buffer
- 32-bit address pointers that can be optionally incremented
- Two buffer handling modes—auto buffer and buffer chaining
- Interrupts are optionally generated for BD transfer completion, external \overline{DONE} assertion, and STOP_IDMA command completion.
- Any channel is independently configurable for data transfer from any 60x, local bus, or PCI source to any 60x, local bus, or PCI destination

- Programmable byte-order conversion is supported independently for each DMA channel
- Supports programmable 60x-bus bandwidth usage for system performance optimization

Peripheral to/from memory features include the following:

- External DREQ, \overline{DACK} , and \overline{DONE} signals for each channel simplifies the peripheral interface for memory-to/from-peripheral transfers
- Supports 1-, 2-, 4-, and 8-byte peripheral port sizes
- Supports standard 60x burst accesses (four consecutive 64-bit data phases) to/from peripherals

19.5 IDMA Transfers

The IDMA channel transfers data from a source to a destination using an intermediate transfer buffer (of programmable size) in the dual-port RAM (note that the IDMA cannot burst to or from the dual-port RAM). An efficient data-packing algorithm bursts data through the IDMA transfer buffer to minimize the bus cycles needed for the transfer; however, the IDMA will burst when it has 0x10 or more bytes to transfer. In single-address peripheral transfers, however, data is transferred directly between memory and a peripheral device without using the IDMA transfer buffer.

Unaligned data is transferred in single accesses until alignment is achieved. Then, burst transactions are used (if allowed by the user) to transfer the bulk of the data buffer. Single accesses are used again for any remaining non-burstable data at the end of the transfer.

19.5.1 Memory-to-Memory Transfers

For memory-to-memory transfers, the IDMA first fills the IDMA transfer buffer in the dual-port RAM by initiating read accesses on the source bus. It then empties the data from the internal transfer buffer to the destination bus by initiating write accesses. The transfer sizes for the source and destination buses are programmed in the IDMA parameter RAM.

For the DMA to generate bursts on the 60x bus, the address boundaries of each burst transfer must be 32-byte aligned. If the transfer does not start on a burst boundary, the IDMA controller transfers the end-of-burst (EOB) data (1–31 bytes) in non-burst transactions on the source bus and on the destination bus until reaching the next boundary. When alignment is achieved, subsequent data is burst until the remainder of the data in the buffer is less than a burst size (32 bytes). The remaining data is transferred using non-burst transactions.

Data transfers use the parameters described in [Table 19-3](#).

Table 19-3. IDMA Transfer Parameters

Parameter	Description
DMA_WRAP	Determines the size of the dedicated IDMA transfer buffer in dual-port RAM. The buffer size is a multiple of a 60x burst size ($k \cdot 32$ bytes).

Table 19-3. IDMA Transfer Parameters (continued)

Parameter	Description
SS_MAX	Initialized to (IDMA_transfer_buffer_size - 32) bytes, which is the steady-state maximum transfer size of IDMA transfer. This condition ensures that the transfer buffer is either filled by one SS_MAX bytes transfer and emptied in one or several transfers, or filled by one or several transfers to be emptied in one SS_MAX bytes transfer. In terms of bursts, if the transfer buffer contains k bursts (each is 32 bytes long), then SS_MAX equals to k-1 bursts which is (k-1)*32 bytes.
STS/DTS	Source/destination transfer size. These parameters determine the access sizes in which the source/destination is accessed in steady state of work. At least one of these values (DTS/STS) must be initialized to the value of SS_MAX.

Figure 19-5 shows the IDMA transfer buffer.




Figure 19-5. IDMA Transfer Buffer in the Dual-Port RAM

Each buffer's contents are transferred in three phases:

- First phase. The internal transfer buffer is filled with $[\text{EOB}(\text{alignment to source address}) + \text{SS_MAX}]$ bytes, read from the source bus. Then, if $\text{EOB}(\text{alignment to destination address}) \leq \text{EOB}(\text{alignment to source address})$, $[\text{EOB}(\text{destination}) + \text{SS_MAX}]$ bytes are written from the transfer buffer to the destination bus; or if $\text{EOB}(\text{destination}) > \text{EOB}(\text{source})$, $[\text{EOB}(\text{destination}) + (k-2)*32]$ bytes are written. This write transfer size leaves a remainder of 0–31 bytes in the transfer buffer after the last write burst of the steady-state phase. After the first phase, burst alignment is ensured.
- Steady-state phase. The transfer buffer is filled with SS_MAX bytes (k-1 bursts), read from the source bus in STS units. Then, SS_MAX bytes are written to the destination bus, in DTS units, from the transfer buffer. Because alignment is ensured from first phase, all bus transfers are bursts. This sequence is repeated until there are no more than SS_MAX bytes to be transferred. A remainder of 0–31 bytes is left in the transfer buffer after the last burst write.
- Last phase. The remaining data is read into the transfer buffer in bursts, with the last 1–31 bytes read in single accesses. All data in the transfer buffer is written to the destination bus in bursts, with the last 1–31 bytes written in single accesses. The last transfers, read/write or both can be accompanied with $\overline{\text{DONE}}$ assertion, if programmed.

Figure 19-6 shows an example of the three IDMA transfer stages.




Figure 19-6. Example IDMA Transfer Buffer States for a Memory-to-Memory Transfer (Size = 128 Bytes)

19.5.1.1 External Request Mode

Memory-to-memory transfers can be configured to operate in external request mode (DCM[ERM] = 1). In external request mode, every read transfer is triggered by the assertion of DREQ. When the transfer buffer is full, the first write transfer is done automatically. Additional write transfers, if needed, are triggered by DREQ assertions. Because at least one of the transfer sizes (STS or DTS) equals SS_MAX, every DREQ assertion causes one transfer to the smaller (in STS/DTS terms) bus. If STS = DTS, asserting DREQ triggers one read transfer automatically followed by one write transfer.

NOTE

External request mode does not support external $\overline{\text{DONE}}$ signaling from a device and $\overline{\text{DACK}}$ signaling from an IDMA channel.

19.5.1.2 Normal Mode

When external request mode is not selected ($DCM[ERM] = 0$), the IDMA channel operates automatically, ignoring DREQ.

19.5.1.3 Working with a PCI Bus

NOTE

This section applies to the MPC8250, the MPC8265, and the MPC8266 only.

When working to/from the PCI bus (multiplexed with the local bus), the data usually comes on the bus in one long burst. The alignment policy described above to support 60x/local bus bursts does not affect its efficiency.

19.5.2 Memory to/from Peripheral Transfers

Working with peripheral devices requires the external signals \overline{DONE} , DREQ, \overline{DACK} to control the data transfer using the following rules:

- The peripheral sets a request for data to be read-from/write-to by asserting DREQ as configured, falling or rising edge sensitive.
- The peripheral transfers/samples the data when \overline{DACK} is asserted.
- The peripheral asserts \overline{DONE} to stop the current transfer.
- The peripheral terminates the current transfer when \overline{DONE} is asserted, combined with \overline{DACK} , by the IDMA.

Peripherals are usually accessed with fixed port-size transfers. The transfer sizes (STS/DTS) related to the peripheral must be programmed to its port size; thus, every access to a peripheral yields a single bus transaction. The maximum peripheral port size is $(bus_width - 8)$ bytes and also should evenly divide the buffer length, $BD[Data\ Length]$.

A peripheral can also be configured to accept a burst per DREQ assertion. In this case, the transfer size parameter should be initialized to 32, and the accesses are made in bursts. See [Table 19-8](#).

A peripheral can be accessed at a fixed address location or at incremental addresses. Setting $DCM[SINC, DINC]$ in the DMA channel mode register causes the address to be incremented before the next transfer; see [Section 19.8.2.1, “DMA Channel Mode \(DCM\).”](#) This allows the IDMA to access a FIFO buffer the same way it does peripherals.

$DCM[S/D]$ determines whether the peripheral is the source or destination.

Data can be transferred between a peripheral and memory in single- or dual-address accesses:

- For dual-address accesses, the data is read from the source, temporarily stored in the IDMA transfer buffer in the dual-port RAM, and then written to the destination.
- For single-address accesses (fly-by mode), the data is transferred directly between memory and the peripheral. Memory responds to the address phase, while the peripheral ignores it and responds to \overline{DACK} assertions.

Any IDMA access to a peripheral uses the highest arbitration priority allowed for the DMA, providing faster bus access by bypassing other pending DMA requests.

19.5.2.1 Dual-Address Transfers

The following sections discuss various dual-address transfers.

19.5.2.1.1 Peripheral to Memory

Dual-address peripheral-to-memory data transfers are similar to memory-to-memory transfers using the three-phase algorithm; see [Section 19.5.1, “Memory-to-Memory Transfers.”](#) When a peripheral asserts DREQ, data is loaded from the peripheral in port-size units to the internal transfer buffer. When the transfer buffer reaches the steady-state level, it is automatically written to the memory destination in one transfer. The source transfer size (STS) is initialized to the peripheral port size, and the destination transfer size (DTS) is initialized to SS_MAX.

External requests must be enabled ($DCM[ERM] = 1$) for dual-address peripheral-to-memory transfers. If \overline{DONE} is asserted externally by the peripheral or if a STOP_IDMA command is issued, the current transfer stops. All data in the internal transfer buffer is written to memory in one transfer before its BD is closed, and the IDSR[EDN] or IDSR[SC] event bits are set; see [Section 19.8.4, “IDMA Event Register \(IDSR\) and Mask Register \(IDMR\).”](#)

When the peripheral controls a transfer of unknown length, initialize a large enough buffer so that the peripheral will most likely assert \overline{DONE} before overflowing the buffer. When \overline{DONE} is asserted, the BD is closed and interrupts are generated (if enabled). The next DREQ assertion opens the next BD if $DCM[DT]$ is set; see [Section 19.8.2.1, “DMA Channel Mode \(DCM\).”](#)

19.5.2.1.2 Memory to Peripheral

Dual-address memory-to-peripheral data transfers are similar to memory-to-memory transfers using the three-phase algorithm; see [Section 19.5.1, “Memory-to-Memory Transfers.”](#) STS is initialized to SS_MAX and DTS is initialized to the peripheral port size. The first DREQ peripheral assertion triggers a read of SS_MAX (or more in the first phase) bytes from the memory into the internal transfer buffer, automatically followed by a write of DTS bytes to the peripheral. Subsequent DREQ assertions trigger writes to the peripheral. When the transfer buffer has fewer than DTS bytes left, the next DREQ assertion triggers a read of SS_MAX bytes from memory, automatically followed by a write to the peripheral, and the sequence begins again.

External requests must be enabled ($DCM[ERM] = 1$) for dual-address peripheral-to-memory transfers. If \overline{DONE} is asserted externally by the peripheral or if a STOP_IDMA command is issued, the current transfer is stopped, its BD is closed, and the IDSR[EDN] or IDSR[SC] event bits are set; see [Section 19.8.4, “IDMA Event Register \(IDSR\) and Mask Register \(IDMR\).”](#)

19.5.2.2 Single Address (Fly-By) Transfers

When $DCM[FB] = 1$, both peripheral-to-memory and memory-to-peripheral transfers occur in fly-by mode; see [Section 19.8.2.1, “DMA Channel Mode \(DCM\).”](#) In fly-by mode, an internal transfer buffer is not needed because the data is transferred directly between memory and the peripheral. Also, parameters

related to the dual-port RAM bus are not relevant in fly-by mode. Each DREQ assertion triggers a transfer the size of the peripheral port. All transfers are made in single memory accesses accompanied by $\overline{\text{DACK}}$ assertion. When $\overline{\text{DONE}}$ is asserted externally or a STOP_IDMA command is issued, the current transfer is stopped, its BD is closed, and the IDSR[EDN] or IDSR[SC] event bits are set; see [Section 19.8.4, “IDMA Event Register \(IDSR\) and Mask Register \(IDMR\).”](#)

In fly-by mode, a peripheral can be configured to handle a burst per DREQ assertion if STS is programmed to 32. The first phase of the transfer aligns the data to the burst boundary so that subsequent accesses can be performed in bursts.

19.5.2.2.1 Peripheral-to-Memory Fly-By Transfers

During peripheral-to-memory fly-by transfers, the IDMA controller writes to memory while simultaneously asserting $\overline{\text{DACK}}$. The constant assertion of $\overline{\text{DACK}}$ enables the controller to write to memory as soon as the peripheral outputs data to the bus. Thus, data is transferred from a peripheral to memory in one data phase instead of two, increasing throughput.

For proper operation, STS must equal the peripheral port size.

19.5.2.2.2 Memory-to-Peripheral Fly-By Transfers

During memory-to-peripheral fly-by transfers, the IDMA controller reads from memory while simultaneously asserting $\overline{\text{DACK}}$.

The constant assertion of $\overline{\text{DACK}}$ enables the controller to read from memory as soon as the peripheral samples the data bus. Thus, data is transferred from memory to a peripheral in one data phase instead of two, increasing throughput.

For proper operation, DTS must equal the peripheral port size.

19.5.3 Controlling 60x Bus Bandwidth

STS, DTS, and SS_MAX can be used to control the 60x bus bandwidth occupied by the IDMA channel. In every mode except fly-by mode, at least one transfer size parameter (STS/DTS) must be initialized to the SS_MAX value. For memory-to-memory transfers, the other transfer size parameter can be initialized to a smaller value used to control the 60x bus bandwidth. For example, if the transfer size is N*32 bytes, each time the DMA controller wins arbitration, it transfers N bursts before releasing the bus. When SS_MAX bytes have been transferred, the controller reverts to single transactions (double-word, word, half-word, or byte).

Memory-to-memory transfer sizes must evenly divide into SS_MAX and also be a multiple of 32 (for bursting); see [Table 19-7](#).

The size of the IDMA transfer buffer in the dual-port RAM should be determined by the largest transfer (usually SS_MAX + 32 bytes) needed by one of the buses, while the other transfer size can be programmed to control the bandwidth of the other bus.

Summarizing the above, a larger DMA transfer size provides for greater microcode efficiency and lower DMA bus latency, because the DMA controller does not release the 60x bus until the transfer is completed. If the DMA priority on the 60x bus is high, however, other 60x masters may experience a high bus latency.

Conversely, if the transfer size is small, the DMA requests the 60x bus more often, DMA latency increases and microcode efficiency decreases.

Example:

A channel is configured for data transfer from PCI memory to 60x memory. The PCI bus is not overloaded and can stand large bursts. Thus, the dual-port RAM buffer size is set as follows:

- $64 \times 32 = 2048$ bytes ($\text{DCM}[\text{DMA_WRAP}] = 101$), allowing maximum of 2016 ($\text{STS} = 63 \times 32 = 2016$) bytes long bursts at the source (PCI) bus.

See [Table 19-7](#) for valid values. For the 60x (destination) bus, two options are available:

- The 60x bus is loaded. Small bursts are preferred. Setting DTS to 1×32 is best for minimizing the contribution to the bus load. The dual-port RAM buffer is emptied in 63 DMA write transfers, of one burst long each, before the next long DMA read. Setting DTS to 7×32 is better for the channel performance, but is worse for the Bus since the dual-port RAM buffer is emptied in 9 DMA write transfers, of 7 bursts each, before the next long PCI DMA read.
- The 60x bus traffic is relatively low. Large bursts are preferred as long as they do not overload the bus. Setting DTS to 63×32 (SS_MAX) might be enough, but are too large for most of the systems because the dual-port RAM buffer would be written in one transfer to the 60x bus. On the other hand, setting DTS to 9×32 is the solution for moderately loaded bus as the dual-port RAM buffer is emptied in 7 DMA write transfers of nine bursts each before the next long PCI DMA read.

The IDMA transfer size parameters give high flexibility, but it is recommended to check overall system performance with different IDMA parameter settings for maximum throughput.

Note that the memory priority parameter $\text{DCM}[\text{LP}]$ should be considered when dealing with bus bandwidth usage.

19.5.4 PCI Burst Length and Latency Control

NOTE

This section applies to the MPC8250, the MPC8265, and the MPC8266 only.

In general, PCI burst length is larger than the 60x burst length, it is variable in length and is limited by system parameters such as latency timers. When the PCI bus is used, long bursts are preferred. The dual-port RAM buffer size, combined with the transfer size parameter (STS/DTS) of the PCI bus, are used to control its burst size. Long bursts are assigned by defining a big DPR buffer and setting the transfer size of the PCI to be equal to SS_MAX. See the example in [Section 19.5.3, “Controlling 60x Bus Bandwidth.”](#)

The PCI bus, by nature, also has a long latency that should also be considered, especially when working with peripherals, which usually require low latencies. A definition of a large dual-port RAM buffer may end in a high latency, because it takes a long time, from the DREQ assertion until the buffer is filled and data is provided.

The IDMA transfer size parameters give high flexibility to the user but it recommended to check the overall performance of the system with different IDMA parameters setting for maximum throughput.

19.6 IDMA Priorities

Each IDMA channel can be programmed to have a higher or lower priority relative to the serial controllers or to have the lowest overall priority when requesting service from the CP. The IDMA priorities are programmed in RCCR[DR_xQP]; see [Section 14.3.7, “RISC Controller Configuration Register \(RCCR\).”](#) Take care to avoid overrun or underrun errors in the serial controllers when selecting high priorities for IDMA.

Additional priority over all serial controllers can be selected by setting DCM[LP]; see [Section 19.8.2.1, “DMA Channel Mode \(DCM\).”](#)

19.7 IDMA Interface Signals

Each IDMA has three dedicated handshake control signals for transfers involving an external peripheral device: DMA request (DREQ[1–4]), DMA acknowledge ($\overline{\text{DACK}}[1–4]$) and DMA done ($\overline{\text{DONE}}[1–4]$). DREQ_x may also be used to control the transfer pace of memory-to-memory transfers.

- DREQ_x is the external DMA request signal.
- $\overline{\text{DACK}}_x$ is the DMA acknowledge.
- $\overline{\text{DONE}}_x$ marks the end of an IDMA transfer.

The IDMA signals are multiplexed with other internal controller signals at the parallel I/O ports. To enable the IDMA signals, the corresponding bits in the parallel I/O registers should be set. See [Chapter 40, “Parallel I/O Ports.”](#)

19.7.1 DREQ_x and $\overline{\text{DACK}}_x$

When the peripheral requires IDMA service, it asserts DREQ_x and the PowerQUICC II begins the IDMA process. When the IDMA service is in progress, $\overline{\text{DACK}}_x$ is asserted during accesses to the peripheral. A peripheral must validate the transfer by asserting $\overline{\text{TA}}$ or signal an error by asserting $\overline{\text{TEA}}$.

If the user programs the memory controller for the peripheral, the PowerQUICC II asserts $\overline{\text{TA}}$ so that the peripheral terminates $\overline{\text{DACK}}_x$. Without $\overline{\text{TA}}$ assertion, $\overline{\text{DACK}}_x$ could be asserted for only one cycle, and no data transfer occurs. To avoid peripherals mistaking this as a valid data transfer, $\overline{\text{DACK}}_x$ should be qualified with $\overline{\text{TA}}$.

NOTE

Programming the parallel ports DREQ pins generates a transition on the internal DREQ signals. This might cause an IDMA transaction, and, if the IDMA is not initialized at that time, the IDMA transaction may lock the CPM. Therefore, do one of the following:

- Program the parallel ports to be DREQ after initializing the IDMA registers and parameter RAM.
- Pull down (pull-up does not help) the DREQ inputs before programming the parallel port DREQ pins and until after setting the IDMA registers, or program the IDMA registers for a dummy transaction before programming the parallel port DREQ pins.

DREQ_x may be configured as either edge- or level-sensitive by programming the RCCR[DR_xM]. When DREQ_x is configured as edge-sensitive, RCCR[EDM_x] controls whether the request is generated on the rising or falling edge; see [Section 14.3.7, “RISC Controller Configuration Register \(RCCR\).”](#)

DREQ_x is sampled at each rising edge of the clock to determine when a valid request is asserted by the device.

19.7.1.1 Level-Sensitive Mode

For external devices requiring very high data transfer rates, level-sensitive mode allows the IDMA to use a maximum bandwidth to service the device. The device requests service by asserting DREQ_x and leaving it asserted as long as it needs service. This mode is selected by setting the corresponding RCCR[DR_xM].

The IDMA asserts $\overline{\text{DACK}}$ each time it issues a bus transaction to either read or write the peripheral. The peripheral must use $\overline{\text{TA}}$ and $\overline{\text{TEA}}$ for data validation. $\overline{\text{DACK}}$ is the acknowledgment of the original burst request given on DREQ_x. DREQ_x should be negated during the $\overline{\text{DACK}}$ active period to ensure that no further transactions are performed.

When an IDMA is in external request mode and its DREQ is set to level-sensitive mode, the IDMA requests service by the CPM whenever its DREQ signal is active. This is true regardless of whether or not an IDMA is in progress. Therefore, whenever the IDMA's DREQ is active, all CPM peripherals with a priority lower than the IDMA do not receive service. The IDMA priority can be configured via RCCR[DR_xQP] and, because DREQ may be active for long periods, systems that configure DREQ to be level-sensitive must select priority option 3 for DR_xQP to avoid starving other CPM peripherals (see Table 14-2 and Table 14-3). If more than one IDMA is given the same priority, the lower numbered IDMA has priority over a higher numbered IDMA. For example, if both IDMA3 and IDMA4 are given priority option 3, then IDMA3 will have priority over IDMA4.

In addition to the issue described in the previous paragraph, there is another issue to consider when an IDMA is in external request mode and its DREQ is set to level-sensitive mode. When these are true and the external peripheral device is controlled by one of the memory controllers of PowerQUICC II, such as UPM or GPCM controller, DREQ must be negated before 'tmax' to prevent DREQ negation from triggering an extra IDMA transfer cycle. Refer to the [Figure 19-7](#). Note that $T = 2 \times \text{CPM_CLK}$. In the example shown, CPM_CLK = 133MHz, with an approximate clock cycle of 7.5ns. Therefore, $T = 15\text{ns}$ and DREQ must be negated no later than 15ns after the first rising edge of the bus clock after $\overline{\text{CS}}$ negation for the peripheral.




Figure 19-7. Timing Requirement for DREQ Negation when IDMA Read from a Peripheral

19.7.1.2 Edge-Sensitive Mode

For external devices that generate a pulsed signal for each operand to be transferred, edge-sensitive mode should be used. In edge-sensitive mode, the IDMA controller moves one operand for each falling/rising (as configured by RCCR[EDM x]) edge of DREQ x . This mode is selected by clearing the corresponding RCCR[DR x M] and programming the corresponding RCCR[EDM x] to the proper edge.

When the IDMA controller detects a valid edge on DREQ x , a request becomes pending and remains pending until it is serviced by the IDMA. Subsequent changes on DREQ x are ignored until the request begins to be serviced. The servicing of the request results in one operand being transferred. Each time the IDMA issues a bus transaction to either read or write the device, the IDMA asserts $\overline{\text{DACK}}$. The device must use $\overline{\text{TA}}$ and $\overline{\text{TEA}}$ for data validation. Thus, $\overline{\text{DACK}}$ is the acknowledgment of the original transaction request given on DREQ x .

19.7.2 $\overline{\text{DONE}}_x$

This bidirectional open-drain signal is used to indicate the last IDMA transfer. $\overline{\text{DONE}}$ can be an output of the IDMA in the source or destination bus transaction if the transfer count is exhausted. This function is controlled by BD[SDN, DDN].

$\overline{\text{DONE}}$ can also operate as an input. When operating in external request modes, $\overline{\text{DONE}}$ may be used as an input to the IDMA controller to indicate that the device being serviced requires no more transfers. In that case, the transfer is terminated, the current BD is closed, and an interrupt is generated (if enabled).

NOTE

$\overline{\text{DONE}}$ is ignored if it is asserted externally during internal request mode (DCM[ERM] = 0).

$\overline{\text{DONE}}$ must not be asserted externally during memory-to-memory transfers if external request mode is enabled (DCM[ERM] = 1).

NOTE

When DREQ is level-sensitive and $\overline{\text{DONE}}$ is an input to the PowerQUICC II, the system design must ensure that $\overline{\text{DONE}}$ is not asserted while DREQ is also asserted. In other words, the system must not request IDMA service and termination at the same time.

19.8 IDMA Operation

Every IDMA operation involves the following steps—IDMA channel initialization, data transfer, and block termination.

- During initialization, the core initializes the IDMA_BASE register in the internal parameter RAM to point to the IDMA-specific table in RAM. This table contains control information for the IDMA operation. In addition the core initializes the parallel I/O registers to enable IDMA external signals, if needed, and other registers related to the channel priority and operation modes; see [Section 19.11, “Programming the Parallel I/O Registers.”](#) The core initiates the IDMA BDs to point to the data for the transfer and/or a free space for data to be transferred to, and starts the transfer by issuing the START_IDMA command.
- During data transfer, the IDMA accepts requests for data transfers and provides addressing and bus control for the transfers.
- Termination occurs when the IDMA operation completes or the peripheral asserts $\overline{\text{DONE}}$ externally. The core can initiate termination by using the STOP_IDMA command. The IDMA can interrupt the core if interrupts are enabled to signal for operation termination and other events related to the data transfer.

The IDMA uses a data structure, which, as with serial controller BDs, allows flexible data allocation and eliminates the need for core intervention between transfers. BDs contain information describing the data block and special control options for the DMA operation while transferring the data block.

19.8.1 Auto Buffer and Buffer Chaining

The core processor should initialize the IDMA BD table with the appropriate buffer handling mode, source address, destination address, and block length. See [Figure 19-8](#).




Figure 19-8. IDMAx Channel's BD Table

Data associated with each IDMA channel is stored in buffers and each buffer is referenced by a BD that uses a circular table structure in the dual-port RAM. Control options such as interrupt and DONE assertion are also programmed on a per-buffer basis in each BD.

Data may be transferred in the two following modes:

- Auto buffer mode. The IDMA continuously transfers data to/from the location programmed in the BD until a `STOP_IDMA` command is issued or `DONE` is asserted externally.
- Buffer chaining mode. Data is transferred according to the first BD parameters, then the second BD and so forth. The first BD is reused (if ready) until the BD with the last bit set is reached. IDMA transfers stop and restarts when the BD table is reinitialized and a `START_IDMA` command is issued.

19.8.2 IDMAx Parameter RAM

When an IDMAx channel is configured to auto buffer or buffer chaining mode, the PowerQUICC II uses the IDMAx parameters listed in [Table 19-4](#). Parameters should be modified only while the channel is disabled, that is, before the first `START_IDMA` command or when the event register's stop-completed bit (`IDSR[SC]`) is set following a `STOP_IDMA` command.

Each IDMAx channel parameter table can be placed at any 64-byte aligned address in the dual-port RAM's general-purpose area (banks 1–8, 11 and 12). The CP accesses each IDMAx channel parameter table using a user-programmed pointer (`IDMAx_BASE`) located in the parameter RAM; see [Section 14.5.2, "Parameter RAM."](#) For example, if the IDMA1 channel parameter table is to be placed at address offset 0x2000 in the dual-port RAM, write 0x2000 to `IDMA1_BASE`.

Table 19-4. IDMAx Parameter RAM

Offset ¹	Name	Width	Description
0x00	IBASE	Hword	IDMA BD table base address. Defines the starting location in the dual-port RAM for the set of IDMA BDs. It is an offset from the beginning of the dual-port RAM. The user must initialize IBASE before enabling the IDMA channel and should not overlap BD tables of two enabled serial controllers or IDMA channels or erratic operation results. IBASE should be 16-byte aligned.
0x02	DCM	Hword	DMA channel mode. See Section 19.8.2.1, “DMA Channel Mode (DCM)”
0x04	IBDPTR	Hword	IDMA BD pointer. Points to the current BD during transfer processing. Points to the next BD to be processed when an idle channel is restarted. Initialize to IBASE before the first START_IDMA command. If BD[W] = 1, the CP initializes IBPTR to IBASE. When the end of an IDMA BD table is reached. After a STOP_IDMA command is issued, IBDPTR points to the next BD to be processed. It can be modified after SC interrupt is set and before a START_IDMA command is reissued.
0x06	DPR_BUF	Hword	IDMA transfer buffer base address. The base address should be aligned according to the buffer size determined by DCM[DMA_WRAP]. The transfer buffer size should be consistent with DCM[DMA_WRAP]; that is, DPR_BUF = $(64 \times 2^{\text{DMA_WRAP}})$. See Section 19.8.2.1, “DMA Channel Mode (DCM)” .
0x08	BUF_INV	Hword	Internal buffer inventory. Indicates the quantity of data inside the internal buffer.
0x0A	SS_MAX	Hword	Steady-state maximum transfer size in bytes. User-defined parameter to increase microcode efficiency. Initialize to internal_buffer_size - 32, that is, $\text{SS_MAX} = (64 \times 2^{\text{DMA_WRAP}}) - 32$. If possible, SS_MAX is used as the transfer size on transfers to/from memory in memory-to-peripheral mode or in peripheral-to-memory mode. For memory-to-memory mode, SS_MAX is used as the transfer size for at least one of the devices. SS_MAX should be consistent with STS, DTS, and DCM[S/D]. See Table 19-7 and Table 19-8 .
0x0C	DPR_IN_PTR	Hword	Write pointer inside the internal buffer.
0x0E	STS	Hword	Source transfer size in bytes. All transfers from the source (except the start alignment and the end) are written to the bus using this parameter. In memory-to-peripheral mode, STS should be initialized to SS_MAX. In peripheral-to-memory mode, STS should be initialized to the peripheral port size or peripheral transfer size (if the peripheral accepts bursts). See Table 19-8 for valid STS values for peripherals. In fly-by mode, STS is initialized to the peripheral port size. In memory-to-memory mode: <ul style="list-style-type: none"> STS should be initialized to SS_MAX. DTS value should be initialized to SS_MAX. STS can be initialized to values other than SS_MAX in the following conditions: <ul style="list-style-type: none"> STS must divide SS_MAX. STS must be divided by 32 to enable bursts during the steady-state phase. See Table 19-7 for memory-to-memory valid STS values.
0x10	DPR_OUT_PTR	Hword	Read pointer inside the internal buffer.
0x12	SEOB	Hword	Source end of burst. Used for alignment of the first read burst.
0x14	DEOB	Hword	Destination end of burst. Used for alignment of the first write burst.

Table 19-4. IDMAx Parameter RAM (continued)

Offset ¹	Name	Width	Description
0x16	DTS	Hword	<p>Destination transfer size in bytes. All transfers to destination (except the start alignment and the tail) are written to the bus using this parameter.</p> <p>In peripheral-to-memory mode, DTS should equal SS_MAX.</p> <p>In memory-to-peripheral modes, initialize DTS to the peripheral port size if transfer's destination is a peripheral. Valid sizes for peripheral destination is 1, 2, 4, and 8 bytes, or peripheral transfer size (if the peripheral accepts bursts). See Table 19-8. for valid STS values for peripherals.</p> <p>In fly-by mode, DTS is initialized to the peripheral port size.</p> <ul style="list-style-type: none"> In memory-to-memory mode: <ul style="list-style-type: none"> DTS value is initialized to SS_MAX. STS value is initialized to SS_MAX. DTS can be initialized to values other than SS_MAX in the following conditions: <ul style="list-style-type: none"> DTS must divide SS_MAX. DTS must be divided by 32, to enable bursts in steady-state phase. See Table 19-8. for valid memory-to-memory DTS values.
0x18	RET_ADD	Hword	Used to save return address when working in ERM = 1 mode.
0x1A	—	Hword	Reserved, should be cleared.
0x1C	BD_CNT	Word	Internal byte count.
0x20	S_PTR	Word	Source internal data pointer.
0x24	D_PTR	Word	Destination internal data pointer.
0x28	ISTATE	Word	Internal. Should be cleared before every START_IDMA command.

¹ From the pointer value programmed in IDMAx_BASE: IDMA1_BASE at 0x87FE, IDMA2_BASE at 0x88FE, IDMA3_BASE at 0x89FE, and IDMA4_BASE at 0x8AFE; see Section 14.5.2, "Parameter RAM."

19.8.2.1 DMA Channel Mode (DCM)

The IDMA channel mode (DCM), shown in Figure 19-9, is a 16-bit field within the IDMA parameter RAM, that controls the operation modes of the IDMA channel. As are all other IDMA parameters, the DCM is undefined at reset.

	0	1	2	4	5	6	7	9	10	11	12	13	14	15
Field	FB	LP	—	TC2	—	DMA_WRAP		SINC	DINC	ERM	DT	S/D		
Reset	—													
R/W	R/W													

Figure 19-9. DCM Parameters

Table 19-5 describes DCM bits.

Table 19-5. DCM Field Descriptions

Bits	Name	Description
0	FB	Fly-by mode. See Table 19-6.. 0 Dual-address mode. 1 Fly-by (single-address) mode. The internal IDMA transfer buffer is not used. Valid only in peripheral-to-memory (S/D=10) or memory-to-peripheral (S/D=01) modes.
1	LP	Low priority. Applies to memory-to-memory accesses only. See Section 4.3.2, "System Configuration and Protection Registers." 0 The IDMA transaction to memory is in middle CPM request priority. 1 The IDMA transaction to memory is in low CPM request priority. Note that IDMA single-address (fly-by) transfers with external peripherals are always high priority, ignoring this bit and bypassing other pending SDMA requests.
2–4	—	Reserved, should be cleared.
5	TC2	Driven on TC[2] during IDMA transactions. The TC[0–1] signals are always driven to 0b11 during IDMA transactions.
6	—	Reserved, should be cleared.
7–9	DMA_WRAP	DMA wrap. Defines the size of the IDMA transfer buffer. The IDMA pointer wraps to the beginning of the buffer whenever DMA_WRAP bytes have been transferred to/from the buffer. 000 64 byte 001 128 byte 010 256 byte 011 512 byte 100 1024 byte 101 2048 byte 11x Reserved Table 19-7 and Table 19-8 describes the relations between the parameter's initial value and SS_MAX, STS, DTD and DCM[S/D] parameters. The IDMA transfer buffer (DPR_BUF) size should be consistent with DCM[DMA_WRAP]; that is $DPR_BUF = 64 \times 2^{(DMA_WRAP)}$.
10	SINC	Source increment address. 0 Source address pointer (S_PTR) is not incremented in the source read transaction. Should be cleared for peripheral-to-memory transfers if the peripheral has a fixed address. 1 CP increments the source address pointer (S_PTR) with the number of bytes transferred in the source read transaction. Used for memory-to-memory and memory-to-peripheral transfers. In fly-by mode, SINC controls the memory address increment and should equal DINC.
11	DINC	Destination increment address. 0 Destination address pointer (D_PTR) is not changed in the destination write transaction. Used for memory-to-peripheral transfers if the peripheral has a fixed address. 1 CP increments the destination pointer (D_PTR) with the number of bytes transferred in the destination write transaction. Used for memory-to-memory and memory-to-peripheral transfers. In fly-by mode, DINC should equal SINC.

Table 19-5. DCM Field Descriptions (continued)

Bits	Name	Description
12	ERM	External request mode. 0 The CP transfers continuously, as if an external level request is asserted, regardless of the DREQ signal assertion. The CP stops the transfer when there are no more valid BDs or after a STOP_IDMA command is issued. \overline{DONE} assertion by a external device is ignored. 1 The CP responds to DREQ as configured (edge/level) by performing single- or dual-address transfers. The CP also responds to \overline{DONE} assertions. Note: Memory-to-memory transfers (S/D=00) with external request (ERM=1) is allowed, but \overline{DONE} assertion is not supported in this mode (\overline{DONE} should be disabled).
13	DT	\overline{DONE} treatment: 0 After external \overline{DONE} assertion, the IDMA ignores further DREQ assertions. The CP closes the current BD and IDMA stops. START_IDMA command should be issued before assertion of another DREQ. 1 After external \overline{DONE} assertion, the CP closes the current BD. The IDMA continues to the next BD when DREQ is asserted.
14–15	S/D	Source/destination is a peripheral device or memory. See Table 19-6.. 00 Read from memory, write to memory. 10 Read from peripheral, write to memory. 01 Read from memory, write to peripheral. 11 Reserved When a device is a peripheral: <ul style="list-style-type: none"> \overline{DACK} is asserted during transfers to/from it. It may assert \overline{DONE} to terminate all accesses to/from it. It can be operated in fly-by mode—respond to \overline{DACK} ignoring the address. It gets highest DMA priority on the bus arbiter and the lowest DMA latency available.

19.8.2.2 Data Transfer Types as Programmed in DCM

Table 19-6 summarizes the types of data transfers according to the DCM programming.

Table 19-6. IDMA Channel Data Transfer Operation

S/D	FB	Read From	Write To	Description (Steady-State Operation)
01	0	Memory (STS = SS_MAX)	Peripheral (DTS = port size or 32)	Read from memory: Filling internal buffer in one DMA transfer. On the bus: one burst or more, depends on STS
				Write to peripheral: In smaller transfers until internal buffer empties. On the bus: singles or burst, depends on DTS
10	0	Peripheral (STS = port size or 32)	Memory (DTS = SS_MAX)	Read from peripheral: Filling internal buffer in several DMA transfers. On the bus: singles or burst, depends on STS
				Write to memory: in one DMA transfer, internal buffer empties. On the bus: one burst or more, depends on DTS
00	0	Memory (STS = SS_MAX)	Memory (DTS = SS_MAX or less)	Read from memory: Filling internal buffer in one DMA transfer. On the bus: one burst or more, depends on STS
				Write to memory: in one transfer or more until internal buffer empties. On the bus: singles or bursts, depends on DTS

Table 19-6. IDMA Channel Data Transfer Operation (continued)

S/D	FB	Read From	Write To	Description (Steady-State Operation)
00	0	Memory (STS = SS_MAX or less)	Memory (DTS = SS_MAX)	Read from memory: Filling internal buffer in one or more DMA transfers. On the bus: singles or bursts, depends on STS
				Write to memory: in one DMA transfer, internal buffer empties. On the bus: one burst or more, depends on DTS
01	1	Memory to peripheral (DTS = port size or 32)	—	Read transaction from memory while asserting \overline{DACK} to peripheral. Peripheral samples the data read from memory. On the bus: singles or bursts, depends on DTS
10	1	—	Peripheral to memory (STS = port size or 32)	Write transaction to memory while asserting \overline{DACK} to peripheral. Peripheral provides the data that is written to the memory. On the bus: singles or bursts, depends on STS

19.8.2.3 Programming DTS and STS

The options for setting STS and DTS depend on (DCM[DMA_WRAP]) and are described in the following tables for memory/memory and memory/peripheral transfers.

Table 19-7 describes valid STS/DTS values for memory-to-memory operations.

Table 19-7. Valid Memory-to-Memory STS/DTS Values

DMA_WRAP	Internal Buffer Size	SS_MAX	STS (in Bytes)	DTS (in Bytes)	Number of Transfers to Fill Internal Buffer	
					STS Size	DTS Size
000	64	1 * 32	1 * 32	32	1	1
			32	1 * 32	1	1
001	128	3 * 32	3 * 32	3 * 32, 32	1	1, 3
			3 * 32, 32	3 * 32	1, 3	1
010	256	7 * 32	7 * 32	7 * 32, 32	1	1, 7
			7 * 32, 32	7 * 32	1, 7	1
011	512	15 * 32	15 * 32	15 * 32, 3 * 32, 5 * 32, 32	1	1, 5, 3, 15
			15 * 32, 3 * 32, 5 * 32, 32	15 * 32	1, 5, 3, 15	1
100	1024	31 * 32	31 * 32	31 * 32, 32	1	1, 31
			31 * 32, 32	31 * 32	1, 31	1

Table 19-7. Valid Memory-to-Memory STS/DTS Values

DMA_WRAP	Internal Buffer Size	SS_MAX	STS (in Bytes)	DTS (in Bytes)	Number of Transfers to Fill Internal Buffer	
					STS Size	DTS Size
101	2048	63 * 32	63 * 32	63 * 32, 9 * 32, 7 * 32, 32	1	1, 7, 9, 63
			63 * 32, 9 * 32, 7 * 32, 32	63 * 32	1, 7, 9, 63	1

Table 19-8 describes valid STS/DTS values for memory/peripheral operations.

Table 19-8. Valid STS/DTS Values for Peripherals

DMA_WRAP	Internal Buffer Size	SS_MAX	S/D Mode	STS (in Bytes)	DTS (in Bytes)
000	64	1 * 32	01	1 * 32	1, 2, 4, 8 (single) ¹ ; 32 (burst) ²
			10	1, 2, 4, 8 (single); 32 (burst)	1 * 32
001	128	3 * 32	01	3 * 32	1, 2, 4, 8 (single); 32 (burst)
			10	1, 2, 4, 8 (single); 32 (burst)	3 * 32
010	256	7 * 32	01	7 * 32	1, 2, 4, 8 (single); 32 (burst)
			10	1, 2, 4, 8 (single); 32 (burst)	7 * 32
011	512	15 * 32	01	15 * 32	1, 2, 4, 8 (single); 32 (burst)
			10	1, 2, 4, 8 (single); 32 (burst)	15 * 32
100	1024	31 * 32	01	31 * 32	1, 2, 4, 8 (single); 32 (burst)
			10	1, 2, 4, 8 (single); 32 (burst)	31 * 32
101	2048	63 * 32	01	63 * 32	1, 2, 4, 8 (single); 32 (burst)
			10	1, 2, 4, 8 (single); 32 (burst)	63 * 32

¹These values come out as a single transaction on the bus.

²Peripherals that can accept bursts of 32 bytes are supported.

19.8.3 IDMA Performance

The transfer parameters STS, DTS, SS_MAX, and DMA_WRAP determine the amount of data transferred for each START_IDMA command issued. Using large internal IDMA transfer buffers and the maximum

transfer sizes allows longer transfers to memory devices, optimizes bus usage and thus reduces the overall load on the CP.

For example, 2,016 bytes can be transferred by issuing one `START_IDMA` command using a 2-Kbyte internal transfer buffer, or by issuing 63 `START_IDMA` commands using a 64-byte buffer. The load on the CP in the second case is about 63 times more than the first.

19.8.4 IDMA Event Register (IDSR) and Mask Register (IDMR)

The IDMA event (status) register (IDSR) is used to report events recognized by the IDMA controller. On recognition of an event, the controller sets the corresponding IDSR bit. Each IDMA event bit can generate a maskable interrupt to the core. Even bits are cleared by writing ones; writing zeros has no effect.

The IDMA mask register (IDMR) has the same format as IDSR. Setting IDMR bits enables, and clearing IDMR bits disables, the corresponding interrupts in the event register.

Figure 19-10 shows the bit format for IDSR and IDMR.

Field	0	3	4	5	6	7
	—		SC	OB	EDN	BC
Reset	0000_0000					
R/W	R			R/W		
Addr	0x0x11020 (IDSR1), 0x0x11028 (IDSR2), 0x0x11030 (IDSR3), 0x0x11038 (IDSR4)/ 0x0x11024 (IDMR1), 0x0x1102C (IDMR2), 0x0x11034 (IDMR3), 0x0x1103C (IDMR4)					

Figure 19-10. IDMA Event/Mask Registers (IDSR/IDMR)

Table 19-9 describes IDSR/IDMR fields.

Table 19-9. IDSR/IDMR Field Descriptions

Bits	Name	Description
0–3	—	Reserved, should be cleared.
4	SC	Stop completed. Set after the IDMA channel completes processing the <code>STOP_IDMA</code> command. Do not change channel parameters until SC is set.
5	OB	Out of buffers. Set to indicate that the IDMA channel encountered no valid BDs for the transfer.
6	EDN	External \overline{DONE} was asserted by device. Set to indicate that the IDMA channel terminated a transfer because \overline{DONE} was asserted by an external device, on the former SDMA transaction.
7	BC	BD completed. Set only after all data of a BD whose I (interrupt) bit is set has completed transfer to the destination.

19.8.5 IDMA BDs

Source addresses, destination addresses, and byte counts are presented to the CP using the special IDMA BDs. The CP reads the BDs, programs the SDMA channel, and notifies the core about the completion of a buffer transfer using the IDMA BDs. This concept is similar to the one used for the serial controllers on the PowerQUICC II except that the BD is larger because it contains additional information.




Figure 19-11. IDMA BD Structure

Table 19-10 describes IDMA BD fields.

Table 19-10. IDMA BD Field Descriptions

Offset	Bits	Name	Description
0x00	0	V	Valid 0 This BD does not contain valid data for transfer. 1 This BD contain valid data for transfer. The CP checks this bit before starting a BD service. If this bit is cleared when the CP accesses the BD, an interrupt IDSR[OB] is issued to the core, the IDMA channel is stopped until a START_IDMA command is issued. After the BD is serviced this bit is cleared by CP unless CM = 1.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the BD table. 1 Last BD in the table. After the associated buffer has been used, the CP transfers data from the first BD in the table, which is pointed by IBASE. The number of BDs in this table is programmable and determined by W bit and the overall space constraints of the dual-port RAM.
	3	I	Interrupt 0 No interrupt is generated after this buffer is serviced. 1 When the CP services all the buffer's data, IDSR[BC] is set, which generates a maskable interrupt.
	4	L	Last 0 Not the last buffer of a chain to be transferred in buffer chaining mode. The I bit can be used to generate an interrupt when this buffer service is complete. 1 Last buffer of a chain to be transferred in buffer chaining mode. When this BD service is complete the channel is stopped by CP until START_IDMA command is issued. This bit should be set only in buffer chaining mode (CM bit 6 = 0).
	5	—	Reserved, should be cleared.

Table 19-10. IDMA BD Field Descriptions (continued)

Offset	Bits	Name	Description
	6	CM	<p>Continuous mode</p> <p>0 Buffer chaining mode. The CP clears V after this BD is serviced. Buffer chaining mode is used to transfer large quantities of data into non-contiguous buffer areas. The user can initialize BDs ahead of time, if needed. The CP automatically loads the IDMA registers from the next BD values when the transfer is terminated.</p> <p>1 Auto buffer mode (continuous mode). The CP does not clear V after this BD is serviced. This is the only difference between auto buffer mode and buffer chaining mode. Auto buffer mode transfers multiple groups of data to/from a buffer table and does not require BD reprogramming. The CP automatically reloads the IDMA registers from the next BD values when the transfer is terminated. Either a single BD or multiple BDs can be used to create an infinite loop of repeated data moves.</p> <p>Note: The I bit can still be used to generate an interrupt in this mode.</p>
	7-8	—	Reserved, should be cleared.
	9	SDN	<p>Source done</p> <p>0 \overline{DONE} is inactive during this BD.</p> <p>1 The IDMA asserts \overline{DONE} at the last read data phase of the BD.</p> <p>In fly-by mode (DCM[FB] = 1), SDN should be same as DDN.</p>
	10	DDN	<p>Destination done</p> <p>0 \overline{DONE} is inactive during this BD.</p> <p>1 The IDMA asserts \overline{DONE} at the last write data phase of the BD.</p> <p>In fly-by mode (DCM[FB] = 1), DDN should be same as SDN.</p>
	11	DGBL	<p>Destination global</p> <p>0 Snooping is not activated.</p> <p>1 Snooping is activated for write transactions to the destination.</p> <p>In fly-by mode, should be the same as SGBL.</p>
	12-13	DBO	<p>Destination byte ordering:</p> <p>01 Munged little Endian.</p> <p>1x Big endian (Freescale).</p> <p>00 Reserved</p> <p>In fly-by mode, should be the same as SBO.</p>
	14	—	Reserved, should be cleared.
	15	DDTB	<p>Destination data bus.</p> <p>0 The destination address lies within the 60x bus.</p> <p>1 The destination address lies within the local bus.</p> <p>In fly-by mode, should be the same as SDTB.</p>
0x02	0-1	—	Reserved, should be cleared.
	2	SGBL	<p>Source global</p> <p>0 Snooping is not activated.</p> <p>1 Snooping is activated for read transactions from the source.</p> <p>In fly-by mode, should be the same as DGBL.</p>
	3-4	SBO	<p>Source byte ordering:</p> <p>01 Munged little endian</p> <p>1x Big endian (Freescale)</p> <p>00 Reserved</p> <p>In fly-by mode, should be the same as DBO.</p>
	5	—	Reserved, should be cleared.

Table 19-10. IDMA BD Field Descriptions (continued)

Offset	Bits	Name	Description
	6	SDTB	Source data bus. 0 The source address lies within the 60x bus. 1 The source address lies within the local or PCI buses. In fly-by mode, should be the same as DDTB.
	7-15	—	Reserved, should be cleared.
0x04	0–31	Data Length	Number of bytes the IDMA transfers. Should be programmed to a value greater than zero. Note: When operating with a peripheral that accepts only single bus transactions (transfer size < 32), data length should be a multiple of the peripheral transfer size (STS for S/D = 10, or DTS for S/D = 01). Also, there is no error notification if the data length does not match the buffer sizes.
0x08	0–31	Source Buffer Pointer	Holds the address of the associated buffer. Buffers may reside in internal or external memory. Note that if the source/destination is a device, the pointer should contain the device address. In fly-by mode, the pointers should contain the memory address.
0x0C	0–31	Destination Buffer Pointer	

19.9 IDMA Commands

The user has two commands to control each IDMA channel. These commands are executed through the CP command register (CPCR); see [Section 14.4, “Command Set.”](#)

19.9.1 START_IDMA Command

The START_IDMA command is used to start a transfer on an IDMA channel. The user must initialize all parameters relevant for the correct operation of the channel (IDMAx_BASE and IDMA channel parameter table) before issuing this command.

To restart the channel operation, the START_IDMA command can be reissued after every pause in channel activity. The user must ensure that parameters are correct for the channel to continue operation correctly.

The parameter ISTATE of the IDMA parameter RAM should be cleared before every issue of a START_IDMA command.

An IDMA pause may occur for one of the following reasons:

- The channel is out of buffers—IDSR[OB] event is set and an interrupt is generated to the core, if enabled.
- $\overline{\text{DONE}}$ was asserted externally and DCM[DT] = 0 (see Table 19-5.). An IDSR[EDN] event is set and an interrupt is generated to the core, if enabled.
- STOP_IDMA command was issued.
- The channel has finished a transfer of a BD with the last bit (L) set.

If the START_IDMA command is reissued and channel has more buffers to transfer, it restarts transferring data according to the next BD in the buffer table.

In external request mode (ERM=1), the START_IDMA command initializes the channel, but the first data transfer is performed after external DREQ_x assertion.

In internal request mode (ERM=0), the START_IDMA command starts the data transfer almost immediately, with a delay which depends on the CP load.

19.9.2 STOP_IDMA Command

The STOP_IDMA command is issued to stop the transfer of an IDMA channel.

When a STOP_IDMA command is issued, the CP terminates current IDMA transfers and the current BD is closed (if it was open). If memory is the destination, all data in the IDMA internal buffer is transferred to memory before termination.

At the end of the stop process, the stop-completed event (SC) is set and a maskable interrupt is generated to the core. The user should not modify channel parameters until SC = 1. When the channel is stopped, it does not respond to external requests. If a START_IDMA command is reissued, the next BD in the BD table is processed (if it is valid).

In external request mode (ERM = 1), STOP_IDMA command processing has priority over a peripheral asserting DONE.

Note: In memory-to-peripheral, peripheral-to-memory, and fly-by modes, if a STOP_IDMA command is issued with no data in the internal buffer, the BD is immediately closed and the channel is stopped. In this case, a peripheral expecting DONE to be asserted is not notified because the last transfer of the buffer (with BD[DDN or SDN] set) is not performed.

19.10 IDMA Bus Exceptions

Bus exceptions can occur while the IDMA has the bus and is transferring operands. In any computer system, a hardware failure can cause an error during a bus transaction due to random noise or an illegal access. When a synchronous bus structure (like those supported by the PowerQUICC II) is used, it is easy to make provisions for a bus master to detect and respond to errors during a bus transaction. The IDMA recognizes the same bus exceptions as the core, reset and transfer error, as described in [Table 19-11](#).

Table 19-11. IDMA Bus Exceptions

Exception	Description
Reset	On an external reset, the IDMA immediately aborts the channel operation, returns to the idle state, and clears IDSR. If reset is detected when a bus transaction is in progress, the transaction is terminated, the control and address/data pins are three-stated, and bus mastership is released.
Transfer Error	When a fatal error occurs during a bus transaction, a bus error exception is used to abort the transaction and systematically terminate channel operation. The IDMA terminates the current bus transaction, signals an error in the SDSR, and signals an interrupt if the corresponding bit in the SDMR is set. The CPM must be reset before IDMA operation is restarted. Any data previously read from the source into the internal storage is lost, however, issuing a START_IDMA command transfers the last BD again. Note: Any source or destination device for an operand under IDMA handshake control for single-address transfers may need to monitor <u>TEA</u> to detect a bus exception for the current bus transaction. <u>TEA</u> terminates the transaction immediately and negates <u>DACK</u> , which is used to control the transfer to/from the device.

19.10.1 Externally Recognizing IDMA Operand Transfers

The following ways can be used determine externally that the IDMA is executing a bus transaction:

- The TC[2] signal (programmed in DCM[TC2]) or SDMA channels can be programmed to a unique code that identifies an IDMA transfer.
- The $\overline{\text{DACK}}$ signal shows accesses to the peripheral device. $\overline{\text{DACK}}$ activates on either the source or destination bus transactions, depending on DCM[S/D].

19.11 Programming the Parallel I/O Registers

The parallel I/O registers control the use of the external pins of the chip. Each pin can be used for different purposes. See [Table 19-12](#), [Table 19-13](#) and [Table 19-14](#) (optional) for the proper parallel I/O register programming dedicating the proper external ports to the four IDMA channels' external I/O signals.

Each port is controlled by five I/O registers: PPAR, PSOR, PDIR, PODR, and PDAT. Each bit in these registers controls the external pin of the same location.

- PPARC selects the pins general purpose(0)/dedicated(1) mode for port C.
- PDIRC select the pins input or inout (0)/output(1) mode for port C.
- PODRC selects the open drain pins for port C.
- PSORC selects the pins dedicated1(0)/dedicated2(1) mode for port C.
- PPARA, PDIRA, PODRA, and PSORA control port A in the same way.
- PPARD, PDIRD, PODRD, and PSORD control port D in the same way.
- The default is the value that is seen by the IDMA channel on the pin (input or inout mode only—PDIR[PN] = 0) if a PSOR_x register bit is set to the complement value of the value in [Table 19-12](#), [Table 19-13](#) and [Table 19-14](#). See [Section 40.2, “Port Registers.”](#)

Table 19-12. Parallel I/O Register Programming—Port C

Channel	Signal	Pin	PPARC	PDIRC	PODRC	PSORC	Default
IDMA1	DREQ1 (I)	PC[0]	1	0	0	0	GND
	$\overline{\text{DACK1}}$ (O)	PC[23]	1	1	0	1	—
	$\overline{\text{DONE1}}$ (I/O)	PC[22]	1	0	1	1	VDD
IDMA2	DREQ2 (I)	PC[1]	1	0	0	0	GND
	$\overline{\text{DACK2}}$ (O)	PC[3]	1	1	0	1	—
	$\overline{\text{DONE2}}$ (I/O)	PC[2]	1	0	1	1	VDD

[Table 19-13](#) describes parallel I/O register programming for port A.

Table 19-13. Parallel I/O Register Programming—Port A

Channel	Signal	Pin	PPARA	PDIRA	PODRA	PSORA	Default
IDMA3	DREQ3 (I)	PA[0]	1	0	0	1	GND
	$\overline{\text{DACK3}}$ (O)	PA[2]	1	1	0	1	—
	$\overline{\text{DONE3}}$ (I/O)	PA[1]	1	0	1	1	VDD
IDMA4	DREQ4 (I)	PA[5]	1	0	0	1	GND
	$\overline{\text{DACK4}}$ (O)	PA[3]	1	1	0	1	—
	$\overline{\text{DONE4}}$ (I/O)	PA[4]	1	0	1	1	VDD

Table 19-14 describes parallel I/O register programming for port D (optional).

Table 19-14. Parallel I/O Register Programming—Port D

Channel	Signal	Pin	PPARD	PDIRD	PODRD	PSORD	Default
IDMA1	$\overline{\text{DACK1}}$ (O)	PD[6]	1	1	0	1	—
	$\overline{\text{DONE1}}$ (I/O)	PD[5]	1	0	1	1	VDD

19.12 IDMA Programming Examples

These programming examples demonstrate the use of most of the different modes and configurations of the IDMA channels.

19.12.1 Peripheral-to-Memory Mode (60x Bus to Local Bus)—IDMA2

In the example in Table 19-15, the IDMA2 channel reads 8 bytes per DREQ assertion from a fixed address peripheral located on the 60x bus into the internal buffer. When there is enough data in the internal buffer, it writes one burst to the memory located on the local bus. The internal buffer size is set to 64 bytes to handle maximum transfer of a single burst. The IDMA2 channel asserts $\overline{\text{DONE}}$ on the last read transfer of the last BD to notify the peripheral that there is no data left to transfer.

Table 19-15. Example: Peripheral-to-Memory Mode—IDMA2

Important Init Values	Description
DCM(FB) = 0	Not in fly-by mode.
DCM(LP) = 0	Transfers to memory have middle CPM request priority. The destination bus is not overloaded.
DCM(DMA_WRAP) = 000	The internal buffer is 64 bytes long to support 32-byte transfers to memory on the destination bus (one 60x burst) on steady-state of work.
DCM(ERM) = 1	Transfers from peripheral are initiated by DREQ. $\overline{\text{DONE}}$ assertion is supported.
DCM(DT) = 0	Assertion of $\overline{\text{DONE}}$ by the peripheral causes the transfer to be terminated, after writing all the data in the internal buffer to memory, interrupt EDN is set to the core, IDMA channel is stopped. additional DREQ assertions are ignored, until START_IDMA command is issued.
DCM(S/D) = 10	Peripheral-to-memory mode. $\overline{\text{DONE}}$ DREQ and $\overline{\text{DACK}}$ are connected to the peripheral.

Table 19-15. Example: Peripheral-to-Memory Mode—IDMA2 (continued)

Important Init Values	Description
DCM(SINC) = 0	The peripheral address are not incremented after transfers, fixed location.
DCM(DINC) = 1	The memory address is incremented after every transfer.
DPR_BUF = 0x0DC0	Initiated to address aligned to 64 (bit[5-0]= 00000).
IBASE = IBDPTR = 0x0030	The current BD pointer is set to the BD table base address (aligned 16 -bits[3-0] = 0).
STS = 8 (0x0008)	Transfers from peripheral are always single 8-byte accesses.
DTS = 32 (0x0020)	Transfers to memory are 32 bytes long (60x bursts) on steady-state of work.
Every BD(SDTB) = 0	Peripheral is on the 60x bus.
Every BD(DDTB) = 1	Memory is on the local bus.
Last BD(SDN) = 1	\overline{DONE} is asserted on the last transfer from peripheral.
Last BD(DDN) = 0	\overline{DONE} is not asserted on the last transfer to memory.
Every BD(DL) = k*STS	Data length must be STS modular (divided by STS without residue).
IDMR2 = 0x0300_0000	IDMA2 Mask register is programmed to enable EDN and BC interrupts only.
SIMR_L = 0x0000_0200	Interrupt controller is programmed to enable interrupts from IDMA2.
PDIRC = 0x1000_0000 PPARC = 0x7000_0000 PSORC = 0x3000_0000 PODRC = 0x2000_0000	Parallel I/O registers are programmed to enable: PC[1] = DREQ2; PC[3] = $\overline{DACK2}$; PC[2] = $\overline{DONE2}$. The peripheral signals are to be connected to these lines accordingly.
RCCR = 0x0000_0000	IDMA2 configuration: DREQ is edge low-to-high. \overline{DONE} is high-to-low. Request priority is higher than the SCCs.
88FE = 0x0300	IDMA2_BASE points to 0x0300 where the parameter table base address is located for IDMA2.
CPCR = 0x22A1_0009	START_IDMA command. IDMA2 page-01000 SBC-10101 op-1001 FLG=1. This write starts the channel operation.

DMA operation description:

START_IDMA: Initialize all parameter RAM values, wait for DREQ to open the first BD. The four first DREQs trigger single, 8-byte read transactions from the peripheral until data in the internal buffer is 32 bytes long. Then, a write transaction to memory is done with the size needed for alignment.

Steady state: Every DREQ assertion triggers a read transaction of 8 bytes from the peripheral. If the data in the internal buffer is more than 31 bytes a write transaction to memory of 32 bytes (one local burst) follows immediately. Memory address is incremented constantly. Last read transaction of the last BD from the peripheral is combined with \overline{DONE} assertion.

STOP_IDMA: After all data in internal buffer is written to memory in one transfer, SC bit is set in IDSR (SC interrupt to the core is not enabled) and BD is closed. Channel is stopped until START_IDMA command is reissued.

\overline{DONE} assertion by the peripheral: All data in internal buffer is written to memory in one transfer. At the end of the transfer, EDN interrupt is set to host. Additional DREQ assertions are ignored. IDMA2 channel is stopped until START_IDMA command is issued.

19.12.2 Memory-to-Peripheral Fly-By Mode—IDMA3

In the example in Table 19-16, IDMA3 transfers data from a memory device to a 4-byte wide peripheral, both on the 60x bus. The transfers are made by issuing 4-byte read transactions to the memory and asserting \overline{DACK} so the peripheral samples the data from the bus directly. No address is dedicated for the peripheral, and no internal buffer is defined in this mode. The IDMA3 channel asserts \overline{DONE} on the last read transfer of the last BD to notify the peripheral that there is no data left to transfer.

**Table 19-16. Example: Memory-to-Peripheral Fly-By Mode
(on 60x)—IDMA3**

Important Init Values	Description
DCM[FB] = 1	Fly-by mode.
DCM[LP] = x	Don't care. Transfer from memory to peripheral on the 60x bus is high priority.
DCM[DMA_WRAP] = DC	Don't care. No internal buffer is used.
DCM[ERM] = 1	Transfers from peripheral are initiated by DREQ.
DCM[DT] = 1	Assertion of \overline{DONE} by the peripheral terminates the transfer, interrupt EDN is set to the core, Current BD is closed and the next BD if valid is opened. Additional DREQ assertions cause the new BD to be transferred.
DCM[S/D] = 01	Memory-to-peripheral mode. \overline{DONE} , DREQ, and \overline{DACK} are connected to the peripheral.
DCM[SINC] = 1.	The memory address is incremented after every transfer.
DCM[DINC] = 1	The memory address is incremented after every transfer.
DPR_BUF	The IDMA transfer buffer is not used.
IBASE = IBDPTR = 0x0030	The current BD pointer is set to the BD table base address (aligned 16 -bits[3-0]=0000).
STS = 0x0004	Transfers from memory to peripheral are always 4 bytes long (60x singles).
DTS = 0x0004	Transfers from memory to peripheral are always 4 bytes long (60x singles).
Every BD[SDTB] = 0	Memory and peripheral are on the 60x bus.
Every BD[DDTB] = 0	Memory and peripheral are on the 60x bus.
Last BD[SDN] = 1	\overline{DONE} is asserted on the last transfer.
Last BD[DDN] = 1	\overline{DONE} is asserted on the last transfer.
IDMR3 = 0x0400_0000	The IDMA3 mask register is programmed to enable the IDSR[OB] interrupt only.
SIMR_L = 0x0000_0100	The interrupt controller is programmed to enable interrupts from IDMA3.
PDIRA = 0x2000_0000 PPARA = 0xE000_0000 PSORA = 0xE000_0000 PODRA = 0x4000_0000	Parallel I/O registers are programmed to enable: PA[0] = DREQ3; PA[2] = \overline{DACK} 3; PA[1] = \overline{DONE} 3. The peripheral signals are to be connected to these lines accordingly.
RCCR = 0x0000_0080	IDMA3 configuration: DREQ is level high. \overline{DONE} is high to low. request priority is higher than the SCCs.
89FE = 0x0300	IDMA3_BASE points to 0x0300 where the parameter table base address is located for IDMA3.

**Table 19-16. Example: Memory-to-Peripheral Fly-By Mode
(on 60x)—IDMA3 (continued)**

Important Init Values	Description
CPCR = 0x26C1_0009	START_IDMA command. IDMA3 page-01001 SBC-10110 op-1001 FLG=1. This write starts the channel operation.

DMA operation:

START_IDMA: Initialize all parameter RAM values, wait for DREQ to open the first BD.

Steady state: Every DREQ triggers a 4-byte transfer in single address transaction. DMA performs a memory read transaction combined with \overline{DACK} assertion. Memory address is incremented constantly. Last transaction of the last BD is combined with \overline{DONE} assertion. Another DREQ assertion after last BD complete will issue IDSR[OB] interrupt to the core.

STOP_IDMA: BD is closed. SC bit is set in IDSR (SC interrupt to the core is not enabled). Channel is stopped until START_IDMA command is issued.

\overline{DONE} assertion by the peripheral: current BD is closed. IDSR[EDN] is set (but the interrupt to the core is not enabled). The next BD is open with the next DREQ assertion (or IDSR[OB] interrupt is set to the core if there is no other valid BDs).

19.12.3 Memory-to-Memory (PCI Bus to 60x Bus)—IDMA1

NOTE

This section applies to the MPC8250, the MPC8265, and the MPC8266 only.

In the example in [Table 19-17](#), the IDMA1 channel transfers data from a memory device on the PCI bus to one on the 60x bus. IDMA1 channel reads from the PCI bus into the internal buffer in one transfer and writes to the 60x bus in nine consequent transfers of seven bursts each. It does this operation constantly by using the internal request mode. The internal buffer is set to 2 Kbytes to maximize use of the PCI bus, which is not too loaded.

The transfers to memory on the 60x bus are shorter, arbitration priority is low, and the internal request priority of IDMA1 is lowest to prevent other device starvation on the 60x bus, which is loaded.

**Table 19-17. Programming Example: Memory-to-Memory
(PCI-to-60x)—IDMA1**

Important Init Values	Description
DCM[FB] = 0	Not in fly-by mode.
DCM[LP] = 1	Transfers to 60x have low priority; the destination bus is loaded by higher priority devices.
DCM[DMA_WRAP] = 101	The internal buffer is 2,048 bytes long. Transfers from memory on the source bus (PCI) can be as long as possible (PCI has high arbitration latency and long bursts). Transfers on the destination side are shorter, as defined in DTS.
DCM[ERM] = 0	IDMA transfers data continuously until a IDMA_STOP command is issued or until the transfer complete.s DREQ, \overline{DONE} , and \overline{DACK} are not connected externally.
DCM[DT] = DC.	Do not care. \overline{DONE} assertion is not defined in memory-to-memory mode.
DCM[S/D] = 00	Memory-to-memory mode.
DCM[SINC] = 1	The source memory address is incremented after transfers.

**Table 19-17. Programming Example: Memory-to-Memory
(PCI-to-60x)—IDMA1 (continued)**

Important Init Values	Description
DCM[DINC] = 1	The destination memory address is incremented after every transfer.
IBASE=IBDPTR= 0x0030	The current BD pointer is set to the BD ring Base address (aligned 16 -bits[3-0]=0000).
DPR_BUF = 0x0800	Initiated to address aligned to 2048 (bits[10-0] = 000_0000_0000).
SS_MAX = 2016(0x07e0)	Initiated to (internal buffer size - 32) equal to STS in this mode.
STS = 2016(0x07e0)	Transfers from memory on PCI are 2016 bytes long on steady state of work.
DTS = 7*32 (0x00e0)	Transfers to memory on 60x are 224 bytes long (7 60x bursts) for steady-state operations. We have low arbitration priority on the bus (LP = 1) but once we get it we would like to use it for more that one burst.
every BD[SDTB] = 1	Source memory is on the PCI (multiplexed with local) bus.
every BD[DDTB] = 0	Destination memory is on the 60x bus.
last BD[SDN] = 0	\overline{DONE} is not asserted on the last transfer from memory on PCI.
last BD[DDN] = 0	\overline{DONE} is not asserted on the last transfer to memory on the 60x bus.
last BD[L] = 1	IDMA1 is stopped after last BD complete until START_IDMA command is reissued.
last BD[I]] = 0	IDMA1 set BC interrupt to the core after last BD complete.
IDMR1=0x0f000000	IDMA1 Mask register is programmed to enable all interrupts.
SIMR_L=0x00000800	Interrupt controller is programmed to enable interrupts from IDMA1.
RCCR=0x00200000	IDMA1 configuration: Internal request priority is the lowest.
87FE=0x0100	IDMA1_BASE points to 0x0100 where the parameter table base address is located for IDMA1.
CPCR=0x1e810009	IDMA_start command. IDMA1 page-00111 SBC-10100 op-1001 FLG=1. This write starts the channel operation.

DMA operation:

START_IDMA: Initialize all parameter RAM values, start transferring data immediately from the first BD. Data is read from PCI bus in single burst of (32 alignment + 2016) bytes long, to fill internal buffer. The first write transfer to the 60x bus is (32 alignment + 6 or 7 burst) bytes long. The rest 8 write transfers are 7 burst long each.

Steady state: Internal buffer is filled in large burst from PCI (STS long). Data is transferred to the 60x bus in 9 transfers of 7 burst long (DTS) each. Addresses are incremented constantly. Operation continues until the last BD is completed or STOP_IDMA command is issued. When the last valid BD is complete BC interrupt is set to the core, and IDMA1 channel is stopped, until START_IDMA command is issued.

STOP_IDMA: after all data in internal buffer is written to the 60x bus, BD is closed and SC interrupt is set. Channel is stopped until START_IDMA command is issued.

Chapter 20

Serial Communications Controllers (SCCs)

The PowerQUICC II has four serial communications controllers (SCCs), which can be configured independently to implement different protocols for bridging functions, routers, and gateways, and to interface with a wide variety of standard WANs, LANs, and proprietary networks. An SCC has many physical interface options such as interfacing to TDM buses, ISDN buses, and standard modem interfaces.

The SCCs are independent from the physical interface, but SCC logic formats and manipulates data from the physical interface. Furthermore, the choice of protocol is independent from the choice of interface. An SCC is described in terms of the protocol it runs. When an SCC is programmed to a certain protocol or mode, it implements functionality that corresponds to parts of the protocol's link layer (layer 2 of the OSI reference model). Many SCC functions are common to protocols of the following controllers:

- UART, described in [Chapter 21, “SCC UART Mode.”](#)
- HDLC and HDLC bus, described in [Chapter 22, “SCC HDLC Mode.”](#)
- AppleTalk/LocalTalk, described in [Chapter 26, “SCC AppleTalk Mode.”](#)
- BISYNC, described in [Chapter 23, “SCC BISYNC Mode.”](#)
- Transparent, described in [Chapter 24, “SCC Transparent Mode.”](#)
- Ethernet, described in [Chapter 25, “SCC Ethernet Mode.”](#)

Although the selected protocol usually applies both to the SCC transmitter and receiver, one half of an SCC can run transparent operations while the other runs a standard protocol (except Ethernet).

Each Rx and Tx internal clock can be programmed with either an external or internal source. Internal clocks originate from one of eight baud rate generators (BRGs) or an external clock pin; see [Section 16.3, “NMSI Configuration,”](#) for each SCC's available clock sources. These clocks can be as fast as a 1:4 ratio of the system clock. (For example, an SCC internal clock can run at 12.5 MHz in a 50-MHz system.) However, an SCC's ability to support a sustained bit stream depends on the protocol as well as other factors.

Associated with each SCC is a digital phase-locked loop (DPLL) for external clock recovery, which supports NRZ, NRZI, FM0, FM1, Manchester, and Differential Manchester. If the clock recovery function is not required (that is, synchronous communication), then the DPLL can be disabled, in which case only NRZ and NRZI are supported.

An SCC can be connected to its own set of pins on the PowerQUICC II. This configuration is called the non-multiplexed serial interface (NMSI) and is described in [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#) Using NMSI, an SCC can support standard modem interface signals, \overline{RTS} , \overline{CTS} , and \overline{CD} . If required, software and additional parallel I/O lines can be used to support additional handshake signals. [Figure 20-1](#) shows the SCC block diagram.




Figure 20-1. SCC Block Diagram

20.1 Features

The following is a list of the main SCC features. (Performance figures assume a 25-MHz system clock.)

- Implements HDLC/SDLC, HDLC bus, synchronous start/stop, asynchronous start/stop (UART), AppleTalk/LocalTalk, and totally transparent protocols
- Supports 10-Mbps Ethernet/IEEE 802.3 (half- or full-duplex) on all SCCs
- Additional protocols may be available through the use of RAM-based microcodes. Please contact your Freescale sales office.
- DPLL circuitry for clock recovery with NRZ, NRZI, FM0, FM1, Manchester, and Differential Manchester (also known as Differential Bi-phase-L)
- Clocks can be derived from a baud rate generator, an external pin, or DPLL
- Data rate for asynchronous communication can be as high as 16.62 Mbps at 133 MHz
- Supports automatic control of the $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$ modem signals
- Multi-buffer data structure for receive and send (the number of buffer descriptors (BDs) is limited only by the size of the internal dual-port RAM—8 bytes per BD)
- Deep FIFOs (SCC transmit and receive FIFOs are 32 bytes each.)
- Transmit-on-demand feature decreases time to frame transmission (transmit latency)
- Low FIFO latency option for send and receive in character-oriented and totally transparent protocols
- Frame preamble options
- Full-duplex operation

- Fully transparent option for one half of an SCC (Rx/Tx) while another protocol executes on the other half (Tx/Rx)
- Echo and local loopback modes for testing

20.1.1 The General SCC Mode Registers (GSMR1–GSMR4)

Each SCC contains a general SCC mode register (GSMR) that defines options common to most of the protocols. GSMR_L contains the low-order 32 bits; GSMR_H, shown in [Figure 20-2](#), contains the high-order 32 bits. Some GSMR operations are described in later sections.

Field	—															
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x11A04 (GSMR1); 0x0x11A24 (GSMR2); 0x0x11A44 (GSMR3); 0x0x11A64 (GSMR4)															
Field	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	TCRC	REVD	TRX	TTX	CDP	CTSP	CDS	CTSS	TFL	RFW	TXSY	SYNL	RTSM	RSYN		
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x11A06 (GSMR1); 0x11A26 (GSMR2); 0x11A46 (GSMR3); 0x11A66 (GSMR4)															

Figure 20-2. GSMR_H—General SCC Mode Register (High Order)

[Table 20-1](#) describes GSMR_H fields.

Table 20-1. GSMR_H Field Descriptions

Bit	Name	Description
0–15	—	Reserved, should be cleared.
16–17	TCRC	Transparent CRC (valid for totally transparent channel only). Selects the frame checking provided on transparent channels of the SCC (either the receiver, transmitter, or both, as defined by TTX and TRX). Although this configuration selects a frame check type, the decision to send the frame check is made in the TxBD. Thus, frame checks are not needed in transparent mode and frame check errors generated on the receiver can be ignored. 00 16-bit CCITT CRC (HDLC). ($X_{16} + X_{12} + X_5 + 1$). 01 CRC16 (BISYNC). ($X_{16} + X_{15} + X_2 + 1$). 10 32-bit CCITT CRC (Ethernet and HDLC). ($X_{32} + X_{26} + X_{23} + X_{22} + X_{16} + X_{12} + X_{11} + X_{10} + X_8 + X_7 + X_5 + X_4 + X_2 + X_1 + 1$). 11 Reserved.
18	REVD	Reverse data (valid for a totally transparent channel only) 0 Normal operation. 1 Reverses the bit order for totally transparent channels on this SCC (either the receiver, transmitter, or both) and sends the msb of each byte first. Section 23.11, “BISYNC Mode Register (PSMR),” describes reversing bit order in a BISYNC protocol.

Table 20-1. GSMR_H Field Descriptions (continued)

Bit	Name	Description
19–20	TRX, TTX	Transparent receiver/transmitter. The receiver, transmitter, or both can use totally transparent operation, regardless of GSMR_L[MODE]. For example, to configure the transmitter as a UART and the receiver for totally transparent operations, set MODE = 0b0100 (UART), TTX = 0, and TRX = 1. 0 Normal operation. 1 The channel uses totally transparent mode, regardless of the protocol chosen in GSMR_L[MODE]. For full-duplex totally transparent operation, set both TTX and TRX. Note: An SCC cannot operate with half in Ethernet mode and half in transparent mode. That is, if MODE = 0b1100 (Ethernet), erratic operation occurs unless TTX = TRX.
21, 22	CDP, CTSP	$\overline{CD}/\overline{CTS}$ pulse. If this SCC is used in the TSA and is programmed in transparent mode, set CTSP and refer to Section 24.4.2, “Synchronization and the TSA,” for options on programming CDP. 0 Normal operation (envelope mode). $\overline{CD}/\overline{CTS}$ should envelope the frame. Negating $\overline{CD}/\overline{CTS}$ during reception causes a $\overline{CD}/\overline{CTS}$ lost error. 1 Pulse mode. Synchronization occurs when $\overline{CD}/\overline{CTS}$ is asserted; further $\overline{CD}/\overline{CTS}$ transitions do not affect reception.
23, 24	CDS, CTSS	$\overline{CD}/\overline{CTS}$ sampling. Determine synchronization characteristics of \overline{CD} and \overline{CTS} . If the SCC is in transparent mode and is used in the TSA, CDS and CTSS must be set. Also, CDS and CTSS must be set for loopback testing in transparent mode. 0 $\overline{CD}/\overline{CTS}$ is assumed to be asynchronous with data. It is internally synchronized by the SCC, then data is received (\overline{CD}) or sent (\overline{CTS}) after several clock delays. 1 $\overline{CD}/\overline{CTS}$ is assumed to be synchronous with data, which speeds up operation. \overline{CD} or \overline{CTS} must transition while the Rx/Tx clock is low, at which time, the transfer begins. Useful for connecting PowerQUICC II in transparent mode since the \overline{RTS} of one PowerQUICC II can connect directly to the $\overline{CD}/\overline{CTS}$ of another.
25	TFL	Transmit FIFO length. 0 Normal operation. The transmit FIFO is 32 bytes. 1 The Tx FIFO is 1 byte. This option is used with character-oriented protocols, such as UART, to ensure a minimum FIFO latency at the expense of performance.
26	RFW	Rx FIFO width. 0 Receive FIFO is 32 bits wide for maximum performance; the Rx FIFO is 32 bytes. Data is not normally written to receive buffers until at least 32 bits are received. This configuration is required for HDLC-type protocols and Ethernet and is recommended for high-performance transparent protocols. 1 Low-latency operation. The receive FIFO is 8 bits wide, reducing the Rx FIFO to a quarter its normal size. This allows data to be written to the buffer as soon as a character is received, instead of waiting to receive 32 bits. This configuration must be chosen for character-oriented protocols, such as UART. It can also be used for low-performance, low-latency, transparent operation. However, it must not be used with HDLC, HDLC Bus, AppleTalk, or Ethernet because it causes erratic behavior.
27	TXSY	Transmitter synchronized to the receiver. Intended for X.21 applications where the transmitted data must begin an exact multiple of 8-bit periods after the received data arrives. 0 No synchronization between receiver and transmitter (default). 1 The transmit bit stream is synchronized to the receiver. Additionally, if RSYN = 1, transmission in totally transparent mode does not occur until the receiver synchronizes with the bit stream and \overline{CTS} is asserted to the SCC. Assuming \overline{CTS} is asserted, transmission begins 8 clocks after the receiver starts receiving data.

Table 20-1. GSMR_H Field Descriptions (continued)

Bit	Name	Description
28–29	SYNL	Sync length (BISYNC and transparent mode only). See the data synchronization register (DSR) definition in Section 23.9, “Sending and Receiving the Synchronization Sequence,” (BISYNC) and Section 24.4.1.1, “In-Line Synchronization Pattern,” (transparent). 00 An external sync (\overline{CD}) is used instead of the sync pattern in the DSR. 01 4-bit sync. The receiver synchronizes on a 4-bit sync pattern stored in the DSR. This sync and additional syncs can be stripped by programming the SCC’s parameter RAM for character recognition. 10 8-bit sync. Should be chosen along with the BISYNC protocol to implement mono-sync. The receiver synchronizes on an 8-bit sync pattern in the DSR. 11 16-bit sync. Also called BISYNC. The receiver synchronizes on a 16-bit sync pattern stored in the DSR.
30	RTSM	\overline{RTS} mode. Determines whether flags or idles are to be sent. Can be changed on-the-fly. 0 Send idles between frames as defined by the protocol and the TEND bit. \overline{RTS} is negated between frames (default). 1 Send flags/syncs between frames according to the protocol. \overline{RTS} is always asserted whenever the SCC is enabled.
31	RSYN	Receive synchronization timing (totally transparent mode only). 0 Normal operation. 1 If CDS = 1, \overline{CD} should be asserted on the second bit of the Rx frame rather than on the first.

Figure 20-3 shows GSMR_L.

Field	0	1	2	3	4	5	6	7	8	10	11	12	13	14	15
	—	EDGE	TCI	TSNC	RINV	TINV	TPL			TPP	TEND	TDCR			
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11A00 (SCC1); 0x0x11A20 (SCC2); 0x0x11A40 (SCC3); 0x0x11A60 (SCC4)														
Field	16	17	18	20	21	23	24	25	26	27	28	31			
	RDCR	RENC		TENC		DIAG	ENR	ENT	MODE						
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x11A02 (SCC1); 0x11A22 (SCC2); 0x11A42 (SCC3); 0x11A62 (SCC4)														

Figure 20-3. GSMR_L—General SCC Mode Register (Low Order)

Table 20-2 describes GSMR_L fields.

Table 20-2. GSMR_L Field Descriptions

Bit	Name	Description
0	—	Reserved, should be cleared.

Table 20-2. GSMR_L Field Descriptions (continued)

Bit	Name	Description
1–2	EDGE	<p>Clock edge. Determines the clock edge the DPLL uses to adjust the receive sample point due to jitter in the received signal. Ignored in UART protocol or if the 1x clock mode is selected in RDCR.</p> <p>00 Both the positive and negative edges are used for changing the sample point (default).</p> <p>01 Positive edge. Only the positive edge of the received signal is used to change the sample point.</p> <p>10 Negative edge. Only the negative edge of the received signal is used to change the sample point.</p> <p>11 No adjustment is made to the sample point.</p>
3	TCI	<p>Transmit clock invert.</p> <p>0 Normal operation.</p> <p>1 Before it is used, the internal Tx clock (TCLK) is inverted by the SCC so it can clock data out one-half clock earlier (on the rising rather than the falling edge). In this case, the SCC offers a minimum and maximum rising clock edge-to-data specification. Data output by the SCC after the rising edge of an external Tx clock can be latched by the external receiver one clock cycle later on the next rising edge of the same Tx clock. The edge on which the SCC outputs the data depends on the mode of operation:</p> <ul style="list-style-type: none"> • In HDLC and Transparent mode, when TCI=0, data is sent on the falling edge; when TCI=1, on the rising edge. • In Ethernet mode, when TCI=0, data is sent on the rising edge; when TCI=1, on the falling edge. <p>Note: Recommended for Ethernet, HDLC, and transparent operation when clock rates exceed 8 MHz to improve data setup time for the external transceiver.</p>
4–5	TSNC	<p>Transmit sense. Determines the amount of time the internal carrier sense signal stays active after the last transition on RXD, indicating that the line is free. For instance, AppleTalk can use TSNC to avoid a spurious CS-changed (SCCE[DCC]) interrupt that would otherwise occur during the frame sync sequence before the opening flags. If RDCR is configured to 1x clock mode, the delay is the greater of the two numbers listed. If RDCR is configured to 8x, 16x, or 32x mode, the delay is the smaller number.</p> <p>00 Infinite. Carrier sense is always active (default).</p> <p>01 14- or 6.5-bit times as determined by RDCR.</p> <p>10 4- or 1.5-bit times as determined by RDCR (normally for AppleTalk).</p> <p>11 3- or 1-bit times as determined by RDCR.</p>
6	RINV	<p>DPLL Rx input invert data. Must be zero in HDLC bus mode or asynchronous UART mode.</p> <p>0 Do not invert.</p> <p>1 Invert data before sending it to the DPLL for reception. Used to produce FM1 from FM0 and NRZI space from NRZI mark or to invert the data stream in regular NRZ mode.</p>
7	TINV	<p>DPLL Tx input invert data. Must be zero in HDLC bus mode.</p> <p>0 Do not invert.</p> <p>1 Invert data before sending it to the DPLL for transmission. Used to produce FM1 from FM0 and NRZI space from NRZI mark and to invert the data stream in regular NRZ mode. In T1 applications, setting TINV and TEND creates a continuously inverted HDLC data stream.</p>
8–10	TPL	<p>Tx preamble length. Determines the length of the preamble configured by the TPP bits.</p> <p>000 No preamble (default).</p> <p>001 8 bits (1 byte).</p> <p>010 16 bits (2 bytes).</p> <p>011 32 bits (4 bytes).</p> <p>100 48 bits (6 bytes). Select this setting for Ethernet operation.</p> <p>101 64 bits (8 bytes).</p> <p>110 128 bits (16 bytes).</p> <p>111 Reserved.</p>

Table 20-2. GSMR_L Field Descriptions (continued)

Bit	Name	Description
11–12	TPP	<p>Tx preamble pattern. Determines what, if any, bit pattern should precede each Tx frame. The preamble pattern is sent before the first flag/sync of the frame. TPP is ignored in UART mode. The preamble length is programmed in TPL; the preamble pattern is typically sent to a receiving station that uses a DPLL for clock recovery. The receiving DPLL uses the regular preamble pattern to help it lock onto the received signal in a short, predictable time period.</p> <p>00 All zeros. 01 Repetitive 10s. Select this setting for Ethernet operation. 10 Repetitive 01s. 11 All ones. Select this setting for LocalTalk operation.</p>
13	TEND	<p>Transmitter frame ending. Intended for NRZI transmitter encoding of the DPLL. TEND determines whether TXD should idle in a high state or in an encoded ones state (high or low). It can, however, be used with other encodings besides NRZI.</p> <p>0 Default operation. TXD is encoded only when data is sent, including the preamble and opening and closing flags/synchs. When no data is available to send, the signal is driven high. 1 TXD is always encoded, even when idles are sent.</p>
14–15	TDCR	<p>Transmitter/receiver DPLL clock rate. If the DPLL is not used, choose 1× mode except in asynchronous UART mode where 8×, 16×, or 32× must be chosen. TDCR should match RDCR in most applications to allow the transmitter and receiver to use the same clock source. If an application uses the DPLL, the selection of TDCR/RDCR depends on the encoding/decoding. If communication is synchronous, select 1×. FM0/FM1, Manchester, and Differential Manchester require 8×, 16×, or 32×. If NRZ- or NRZI-encoded communication is asynchronous (that is, clock recovery required), select 8×, 16×, or 32×. The 8× option allows highest speed, whereas the 32× option provides the greatest resolution.</p> <p>00 1× clock mode. Only NRZ or NRZI encodings/decodings are allowed. 01 8× clock mode. 10 16× clock mode. Normally chosen for UART and AppleTalk. 11 32× clock mode.</p>
16–17	RDCR	
18–20	RENC	<p>Receiver decoding/transmitter encoding method. Select NRZ if DPLL is not used. RENC should equal TENC in most applications. However, do not use this internal DPLL for Ethernet.</p> <p>000 NRZ (default setting if DPLL is not used). Required for UART (synchronous or asynchronous). 001 NRZI Mark (set RINV/TINV also for NRZI space). 010 FM0 (set RINV/TINV also for FM1). 011 Reserved. 100 Manchester. 101 Reserved. 110 Differential Manchester (Differential Bi-phase-L). 111 Reserved.</p>
21–23	TENC	

Table 20-2. GSMR_L Field Descriptions (continued)

Bit	Name	Description
24–25	DIAG	<p>Diagnostic mode.</p> <p>00 Normal operation, \overline{CTS} and \overline{CD} are under automatic control. Data is received through RXD and transmitted through TXD. The SCC uses modem signals to enable or disable transmission and reception. These timings are shown in Section 20.3.5, “Controlling SCC Timing with RTS, CTS, and CD.”</p> <p>01 Local loopback mode. Transmitter output is connected internally to the receiver input, while the receiver and the transmitter operate normally. The value on RXD is ignored. If enabled, data appears on TXD, or the parallel I/O registers can be programmed to make TXD high. \overline{RTS} can also be programmed to be disabled in the appropriate parallel I/O register. The transmitter and receiver must share the same clock source, but separate CLKx pins can be used if connected to the same external clock source.</p> <p>If external loopback is preferred, program DIAG for normal operation and externally connect TXD and RXD. Then, physically connect the control signals (\overline{RTS} connected to \overline{CD}, and \overline{CTS} grounded) or set the parallel I/O registers so \overline{CD} and \overline{CTS} are permanently asserted to the SCC by configuring the associated \overline{CTS} and \overline{CD} pins as general-purpose I/O.</p> <p>10 Automatic echo mode. The transmitter automatically resends received data bit-by-bit using the Rx clock provided. The receiver operates normally and receives data if \overline{CD} is asserted. \overline{CTS} is ignored.</p> <p>11 Loopback and echo mode. Loopback and echo operation occur simultaneously. \overline{CD} and \overline{CTS} are ignored. See the loopback bit description above for clocking requirements.</p> <p>For TDM operation, the diagnostic mode is selected by SIXMR[S6Mx]; see Section 15.5.2, “SI Mode Registers (SixMR).”</p>
26	ENR	<p>Enable receive. Enables the receiver hardware state machine for this SCC.</p> <p>0 The receiver is disabled and data in the Rx FIFO is lost. If ENR is cleared during reception, the receiver aborts the current character.</p> <p>1 The receiver is enabled.</p> <p>ENR can be set or cleared, regardless of whether serial clocks are present. Section 20.3.7, “Reconfiguring the SCCs,” describes how to disable/enable an SCC. Note that other tools, including the ENTER HUNT MODE and CLOSE RXBD commands and the E bit of the Rx BD, data provide the capability to control the receiver.</p>
27	ENT	<p>Enable transmit. Enables the transmitter hardware state machine for this SCC.</p> <p>0 The transmitter is disabled. If ENT is cleared during transmission, the current character is aborted and TXD returns to the idle state. Data already in the Tx shift register is not sent.</p> <p>1 The transmitter is enabled.</p> <p>ENT can be set or cleared, regardless of whether serial clocks are present. Section 20.3.7, “Reconfiguring the SCCs,” describes how to disable/enable an SCC. Note that other tools, such as the STOP TRANSMIT, GRACEFUL STOP TRANSMIT, and RESTART TRANSMIT commands, the freeze option and \overline{CTS} flow control option in UART mode, and the R bit of the TxBD, also provide the capability to control the transmitter.</p>

Table 20-2. GSMR_L Field Descriptions (continued)

Bit	Name	Description
28–31	MODE	Channel protocol mode. See also GSMR_H[TTX, TRX]. 0000 HDLC 0001 Reserved 0010 AppleTalk/LocalTalk 0011 SS7—reserved for RAM microcode 0100 UART 0101 Profibus—reserved for RAM microcode 0110 Reserved 0111 Reserved 1000 BISYNC 1001 Reserved 101x Reserved 1100 Ethernet 11xx Reserved

20.1.2 Protocol-Specific Mode Register (PSMR)

The protocol implemented by an SCC is selected by its GSMR_L[MODE]. Each SCC has an additional protocol-specific mode register (PSMR) that configures it specifically for the chosen protocol. The PSMR fields are described in the specific chapters that describe each protocol. PSMRs are cleared at reset. PSMRs reside at the following addresses: 0x0x11A08 (PSMR1), 0x0x11A28 (PSMR2), 0x0x11A48 (PSMR3), and 0x0x11A68 (PSMR4).

20.1.3 Data Synchronization Register (DSR)

Each SCC has a data synchronization register (DSR) that specifies the pattern used for frame synchronization. The programmed value for DSR depends on the protocol:

- UART—DSR is used to configure fractional stop bit transmission.
- BISYNC and transparent—DSR should be programmed with the sync pattern.
- Ethernet—DSR should be programmed with 0xD555.
- HDLC—At reset, DSR defaults to 0x7E7E (two HDLC flags), so it does not need to be written.

Figure 20-4 shows the sync fields.

	0	7	8	15
Field	SYN2		SYN1	
Reset	0111_1110		0111_1110	
R/W	R/W			
Addr	0x0x11A0E (DSR1); 0x0x11A2E (DSR2); 0x0x11A4E (DSR3); 0x0x11A6E (DSR4)			

Figure 20-4. Data Synchronization Register (DSR)

20.1.4 Transmit-on-Demand Register (TODR)

In normal operation, if no frame is being sent by an SCC, the CP periodically polls the R bit of the next TxBD to see if a new frame/buffer is requested. Depending on the SCC configuration, this polling occurs every 8–32 serial Tx clocks. The transmit-on-demand option, selected in the transmit-on-demand register (TODR) shown in [Figure 20-5](#), shortens the latency of the Tx buffer/frame and is useful in LAN-type protocols where maximum inter-frame gap times are limited by the protocol specification.

Field	TOD	—
Reset	0000_0000_0000_0000	
R/W	W	
Addr	0x0x11A0C (TODR1); 0x0x11A2C (TODR2); 0x0x11A4C (TODR3); 0x0x11A6C (TODR4)	

Figure 20-5. Transmit-on-Demand Register (TODR)

The CP can be configured to begin processing a new frame/buffer without waiting the normal polling time by setting TODR[TOD] after TxBD[R] is set. Because this feature favors the specified TxBD, it may affect servicing of other SCC FIFOs. Therefore, transmitting on demand should only be used when a high-priority TxBD has been prepared and enough time has passed since the last transmission. [Table 20-3](#) describes TODR fields.

Table 20-3. TODR Field Descriptions

Bits	Name	Description
0	TOD	Transmit on demand. 0 Normal operation. 1 The CP gives high priority to the current TxBD and begins sending the frame without waiting the normal polling time to check the TxBD's R bit. TOD is cleared automatically after one serial clock, but transmitting on demand continues until an unprepared (R = 0) BD is reached. TOD does not need to be set again if new TxBDs are added to the BD table as long as older TxBDs are still being processed. New TxBDs are processed in order. The first bit of the frame is typically clocked out 5-6 bit times after TOD is set.
1–15	—	Reserved, should be cleared.

20.2 SCC Buffer Descriptors (BDs)

Data associated with each SCC channel is stored in buffers and each buffer is referenced by a buffer descriptor (BD) that can reside anywhere in dual-port RAM. The total number of 8-byte BDs is limited only by the size of the dual-port RAM (128 BDs/1 Kbyte). These BDs are shared among all serial controllers—SCCs, SMCs, SPI, and I²C. The user defines how the BDs are allocated among the controllers.

Each 64-bit BD has the following structure:

- The half word at offset + 0x0 contains status and control bits that control and report on the data transfer. These bits vary from protocol to protocol. The CPM updates the status bits after the buffer is sent or received.
- The half word at offset + 0x2 (data length) holds the number of bytes sent or received.

- For an RxBD, this is the number of bytes the controller writes into the buffer. The CPM writes the length after received data is placed into the associated buffer and the buffer closed. In frame-based protocols (but not including SCC transparent operation), this field contains the total frame length, including CRC bytes. Also, if a received frame's length, including CRC, is an exact multiple of MRBLR, the last BD holds no actual data but does contain the total frame length.
- For a TxBD, this is the number of bytes the controller should send from its buffer. Normally, this value should be greater than zero. The CPM never modifies this field.
- The word at offset + 0x4 (buffer pointer) points to the beginning of the buffer in memory (internal or external).
 - For an RxBD, the value must be a multiple of four. (word-aligned)
 - For a TxBD, this pointer can be even or odd.

Shown in [Figure 20-6](#), the format of Tx and Rx BDs is the same in each SCC mode. Only the status and control bits differ for each protocol.




Figure 20-6. SCC Buffer Descriptors (BDs)

For frame-oriented protocols, a message can reside in as many buffers as necessary. Each buffer has a maximum length of 65,535 bytes. The CPM does not assume that all buffers of a single frame are currently linked to the BD table. The CPM does assume, however, that the unlinked buffers are provided by the core in time to be sent or received; otherwise, an error condition is reported—an underrun error when sending and a busy error when receiving. [Figure 20-7](#) shows the SCC BD table and buffer structure.




Figure 20-7. SCC BD and Buffer Memory Structure

In all protocols, BDs can point to buffers in the internal dual-port RAM. However, because dual-port RAM is used for descriptors, buffers are usually put in external RAM, especially if they are large.

The CPM processes TxBDs straightforwardly; when the transmit side of an SCC is enabled, the CPM starts with the first BD in that SCC TxBD table. Once the CPM detects that the R bit is set in the TxBD, it starts processing the buffer. The CPM detects that the BD is ready when it polls the R bit or when the user writes to the TODR. After data from the BD is put in the Tx FIFO, if necessary the CPM waits for the next descriptor's R bit to be set before proceeding. Thus, the CPM does no look-ahead descriptor processing and does not skip BDs that are not ready. When the CPM sees a BD's W bit (wrap) set, it returns to the start of the BD table after this last BD of the table is processed. The CPM clears R (not ready) after using a TxBD, which keeps it from being retransmitted before it is confirmed by the core. However, some protocols support a continuous mode (CM), for which R is not cleared (always ready).

The CPM uses RxBDs similarly. When data arrives, the CPM performs required processing on the data and moves resultant data to the buffer pointed to by the first BD; it continues until the buffer is full or an event, such as an error or end-of-frame detection, occurs. The buffer is then closed; subsequent data uses the next BD. If $E = 0$, the current buffer is not empty and it reports a busy error. The CPM does not move from the current BD until E is set by the core (the buffer is empty). After using a descriptor, the CPM clears E (not empty) and does not reuse a BD until it has been processed by the core. However, in continuous mode (CM), E remains set. When the CPM discovers a descriptor's W bit set (indicating it is the last BD in the circular BD table), it returns to the beginning of the table when it is time to move to the next buffer.

20.3 SCC Parameter RAM

Each SCC parameter RAM area begins at the same offset from each SCC base area. [Section 20.3.1, “SCC Base Addresses,”](#) describes the SCC’s base addresses. The protocol-specific portions of the SCC parameter RAM are discussed in the specific protocol descriptions and the part that is common to all SCC protocols is shown in [Table 20-4](#).

Some parameter RAM values must be initialized before the SCC can be enabled. Other values are initialized or written by the CPM. Once initialized, most parameter RAM values do not need to be accessed because most activity centers around the descriptors rather than the parameter RAM. However, if the parameter RAM is accessed, note the following:

- Parameter RAM can be read at any time.
- Tx parameter RAM can be written only when the transmitter is disabled—after a STOP TRANSMIT command and before a RESTART TRANSMIT command or after the buffer/frame finishes transmitting after a GRACEFUL STOP TRANSMIT command and before a RESTART TRANSMIT command.
- Rx parameter RAM can be written only when the receiver is disabled. Note the CLOSE RXBD command does not stop reception, but it does allow the user to extract data from a partially full Rx buffer.
- See [Section 20.3.7, “Reconfiguring the SCCs.”](#)

[Table 20-4](#) shows the parameter RAM map for all SCC protocols. Boldfaced entries must be initialized by the user.

Table 20-4. SCC Parameter RAM Map for All Protocols

Offset ¹	Name	Width	Description
0x00	RBASE	Hword	Rx/TxBD table base address—offset from the beginning of dual-port RAM. The BD tables can be placed in any unused portion of the dual-port RAM. The CPM starts BD processing at the top of the table. (The user defines the end of the BD table by setting the W bit in the last BD to be processed.) Initialize these entries before enabling the corresponding channel. Erratic operations occur if BD tables of active SCCs overlap. Values in RBASE and TBASE should be multiples of eight.
0x02	TBASE	Hword	
0x04	RFCR	Byte	Rx function code. See Section 20.3.2, “Function Code Registers (RFCR and TFCR).”
0x05	TFCR	Byte	Tx function code. See Section 20.3.2, “Function Code Registers (RFCR and TFCR).”
0x06	MRBLR	Hword	Maximum receive buffer length. Defines the maximum number of bytes the PowerQUICC II writes to a receive buffer before it goes to the next buffer. The PowerQUICC II can write fewer bytes than MRBLR if a condition such as an error or end-of-frame occurs. It never writes more bytes than the MRBLR value. Therefore, user-supplied buffers should be no smaller than MRBLR. MRBLR should be greater than zero for all modes. It should be a multiple of 4 for Ethernet and HDLC modes, and in totally transparent mode unless the Rx FIFO is 8-bits wide (GSMR_H[RFW] = 1). Note: Although MRBLR is not intended to be changed while the SCC is operating, it can be changed dynamically in a single-cycle, 16-bit move (not two 8-bit cycles). Changing MRBLR has no immediate effect. To guarantee the exact Rx BD on which the change occurs, change MRBLR only while the receiver is disabled. Transmit buffer length is programmed in TxBD[Data Length] and is not affected by MRBLR.

Table 20-4. SCC Parameter RAM Map for All Protocols (continued)

Offset ¹	Name	Width	Description
0x08	RSTATE	Word	Rx internal state ³
0x0C		Word	Rx internal buffer pointer ² . The Rx and Tx internal buffer pointers are updated by the SDMA channels to show the next address in the buffer to be accessed.
0x10	RBPTR	Hword	Current RxBD pointer. Points to the current BD being processed or to the next BD the receiver uses when it is idling. After reset or when the end of the BD table is reached, the CPM initializes RBPTR to the value in the RBASE. Although most applications do not need to write RBPTR, it can be modified when the receiver is disabled or when no Rx buffer is in use.
0x12		Hword	Rx internal byte count ² . The Rx internal byte count is a down-count value initialized with MRBLR and decremented with each byte written by the supporting SDMA channel.
0x14		Word	Rx temp ³
0x18	TSTATE	Word	Tx internal state ³
0x1C		Word	Tx internal buffer pointer ² . The Rx and Tx internal buffer pointers are updated by the SDMA channels to show the next address in the buffer to be accessed.
0x20	TBPTR	Hword	Current TxBD pointer. Points to the current BD being processed or to the next BD the transmitter uses when it is idling. After reset or when the end of the BD table is reached, the CPM initializes TBPTR to the value in the TBASE. Although most applications do not need to write TBPTR, it can be modified when the transmitter is disabled or when no Tx buffer is in use (after a STOP TRANSMIT or GRACEFUL STOP TRANSMIT command is issued and the frame completes its transmission).
0x22		Hword	Tx internal byte count ² . A down-count value initialized with TxBD[Data Length] and decremented with each byte read by the supporting SDMA channel.
0x24		Word	Tx temp ³
0x28	RCRC	Word	Temp receive CRC ²
0x2C	TCRC	Word	Temp transmit CRC ²
0x30			Protocol-specific area. (The size of this area depends on the protocol chosen.)

¹ From SCC base. See [Section 20.3.1, "SCC Base Addresses."](#)

² These parameters need not be accessed for normal operation but may be helpful for debugging.

³ For CP use only

20.3.1 SCC Base Addresses

The CPM maintains a section of RAM called the parameter RAM, which contains many parameters for the operation of the FCCs, SCCs, SMCs, SPI, I²C, and IDMA channels. SCC base addresses are described in [Table 20-5](#).

The exact definition of the parameter RAM is contained in each protocol subsection describing a device that uses a parameter RAM. For example, the Ethernet parameter RAM is defined differently in some locations from the HDLC-specific parameter RAM.

Table 20-5. Parameter RAM—SCC Base Addresses

Page	Address ¹	Peripheral	Size (Bytes)
1	0x8000	SCC1	256
2	0x8100	SCC2	256
3	0x8200	SCC3	256
4	0x8300	SCC4	256

¹ Offset from RAM_Base

20.3.2 Function Code Registers (RFCR and TFCR)

There are eight separate function code registers for the four SCC channels, four for Rx buffers (RFCR1–RFCR4) and four for Tx buffers (TFCR1–TFCR4). The function code registers contain the transaction specification associated with SDMA channel accesses to external memory. [Figure 20-8](#) shows the register format.

	0	1	2	3	4	5	6	7
Field	—	GBL	BO		TC2	DTB	—	
Reset	0000_0000_0000_0000							
R/W	R/W							
Addr	SCCx base + 0x04 (RFCRx); SCCx base + 0x05 (TFCRx)							

Figure 20-8. Function Code Registers (RFCR and TFCR)

[Table 20-6](#) describes RFCRx/TFCRx fields.

Table 20-6. RFCRx/TFCRx Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global 0 Snooping disabled. 1 Snooping enabled.
3–4	BO	Byte ordering. Set BO to select the required byte ordering for the buffer. If BO is changed on-the-fly, it takes effect at the beginning of the next frame (Ethernet, HDLC, and transparent) or at the beginning of the next BD. 00 Reserved 01 Munged little-endian. 1x Big-endian or true little-endian.
5	TC2	Transfer code. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.
6	DTB	Data bus indicator 0 Use 60x bus for SDMA operation 1 Use local bus for SDMA operation
7	—	Reserved, should be cleared.

20.3.3 Handling SCC Interrupts

To allow interrupt handling for SCC-specific events, event, mask, and status registers are provided within each SCC's internal memory map area; see [Table 20-7](#). Because interrupt events are protocol-dependent, event descriptions are found in the specific protocol chapters.

Table 20-7. SCCx Event, Mask, and Status Registers

Register & IMMR Offset	Description
SCCE _x 0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4)	SCC event register. This 16-bit register reports events recognized by any of the SCCs. When an event is recognized, the SCC sets its corresponding bit in SCCE, regardless of the corresponding mask bit. When the corresponding event occurs, an interrupt is signaled to the SIVEC register. Bits are cleared by writing ones (writing zeros has no effect). SCCE is cleared at reset and can be read at any time.
SCCM _x 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)	SCC mask register. The 16-bit, read/write register allows interrupts to be enabled or disabled using the CPM for specific events in each SCC channel. An interrupt is generated only if SCC interrupts in this channel are enabled in the SIU interrupt mask register (SIMR). If an SCCM bit is zero, the CPM does not proceed with interrupt handling when that event occurs. The SCCM and SCCE bit positions are identical.
SCCS _x 0x0x11A17 (SCCS1); 0x0x11A37 (SCCS2); 0x0x11A57 (SCCS3); 0x0x11A77 (SCCS4)	SCC status register. This 8-bit, read-only register allows monitoring of the real-time status of RXD.

Follow these steps to handle an SCC interrupt:

1. When an interrupt occurs, read SCCE to determine the interrupt sources and clear those SCCE bits (in most cases).
2. Process the TxBDs to reuse them if SCCE[TX] or SCCE[TXE] = 1. If the transmit speed is fast or the interrupt delay is long, the SCC may have sent more than one Tx buffer. Thus, it is important to check more than one TxBD during interrupt handling. A common practice is to process all TxBDs in the handler until one is found with its R bit set.
3. Extract data from the RxBD if SCCE[RX], SCCE[RXB], or SCCE[RXF] is set. As with transmit buffers, if the receive speed is fast or the interrupt delay is long, the SCC may have received more than one buffer and the handler should check more than one RxBD. A common practice is to process all RxBDs in the interrupt handler until one is found with RxBD[E] set.
4. Execute the **rfi** instruction.

Additional information about interrupt handling can be found in [Section 4.2, “Interrupt Controller.”](#)

20.3.4 Initializing the SCCs

The SCCs require that a number of registers and parameters be configured after a power-on reset. Regardless of the protocol used, follow these steps to initialize SCCs:

1. Write the parallel I/O ports to configure and connect the I/O pins to the SCCs.
2. Configure the parallel I/O registers to enable $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$ if these signals are required.
3. If the time-slot assigner (TSA) is used, the serial interface (SI_x) must be configured. If the SCC is used in NMSI mode, CMXSCR must still be initialized.
4. Write all GSMR bits except ENT or ENR.
5. Write the PSMR.
6. Write the DSR.
7. Initialize the required values for this SCC’s parameter RAM.
8. Initialize the transmit/receive parameters via the CP command register (CPCR).
9. Clear out any current events in SCCE (optional).
10. Write ones to SCCM register to enable interrupts.
11. Set GSMR_L[ENT] and GSMR_L[ENR].

Descriptors can have their R or E bits set at any time. Notice that the CPCR does not need to be accessed after a hardware reset. An SCC should be disabled and reenabled after any dynamic change to its parallel I/O ports or serial channel physical interface configuration. A full reset can also be implemented using CPCR[RST].


20.3.5 Controlling SCC Timing with $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$

When GSMR_L[DIAG] is programmed to normal operation, $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ are controlled by the SCC. In the following subsections, it is assumed that GSMR_L[TCI] is zero, implying normal transmit clock operation.

20.3.5.1 Synchronous Protocols

$\overline{\text{RTS}}$ is asserted when the SCC data is loaded into the Tx FIFO and a falling Tx clock occurs. At this point, the SCC starts sending data once appropriate conditions occur on $\overline{\text{CTS}}$. In all cases, the first data bit is the start of the opening flag, sync pattern, or preamble.


[Figure 20-9](#) shows that the delay between $\overline{\text{RTS}}$ and data is 0 bit times, regardless of GSMR_H[CTSS]. This operation assumes that $\overline{\text{CTS}}$ is already asserted to the SCC or that $\overline{\text{CTS}}$ is reprogrammed to be a parallel I/O line, in which case $\overline{\text{CTS}}$ to the SCC is always asserted. $\overline{\text{RTS}}$ is negated one clock after the last bit in the frame.




NOTE:
 1. A frame includes opening and closing flags and syncs, if present in the protocol.

Figure 20-9. Output Delay from $\overline{\text{RTS}}$ Asserted for Synchronous Protocols

When $\overline{\text{RTS}}$ is asserted, if $\overline{\text{CTS}}$ is not already asserted, delays to the first data bit depend on when $\overline{\text{CTS}}$ is asserted. Figure 20-10 shows that the delay between $\overline{\text{CTS}}$ and the data can be approximately 0.5 to 1 bit times or no delay, depending on $\text{GSMR_H}[\text{CTSS}]$.



NOTE:
 1. $\text{GSMR_H}[\text{CTSS}] = 0$. CTSP is a don't care.



NOTE:
 1. $\text{GSMR_H}[\text{CTSS}] = 1$. CTSP is a don't care.

Figure 20-10. Output Delay from $\overline{\text{CTS}}$ Asserted for Synchronous Protocols

If $\overline{\text{CTS}}$ is programmed to envelope data, negating it during frame transmission causes a $\overline{\text{CTS}}$ lost error. Negating $\overline{\text{CTS}}$ forces $\overline{\text{RTS}}$ high and Tx data to become idle. If $\text{GSMR_H}[\text{CTSS}]$ is zero, the SCC must sample $\overline{\text{CTS}}$ before a $\overline{\text{CTS}}$ lost is recognized; otherwise, the negation of $\overline{\text{CTS}}$ immediately causes the $\overline{\text{CTS}}$ lost condition. See Figure 20-11.




Figure 20-11. $\overline{\text{CTS}}$ Lost in Synchronous Protocols

Note that if $\text{GSMR_H[CTSS]} = 1$, $\overline{\text{CTS}}$ transitions must occur while the Tx clock is low.

Reception delays are determined by $\overline{\text{CD}}$ as shown in [Figure 20-12](#). If GSMR_H[CDS] is zero, $\overline{\text{CD}}$ is sampled on the rising Rx clock edge before data is received. If GSMR_H[CDS] is 1, $\overline{\text{CD}}$ transitions cause data to be immediately gated into the receiver.




Figure 20-12. Using $\overline{\text{CD}}$ to Control Synchronous Protocol Reception

If $\overline{\text{CD}}$ is programmed to envelope the data, it must remain asserted during frame transmission or a $\overline{\text{CD}}$ lost error occurs. Negation of $\overline{\text{CD}}$ terminates reception. If GSMR_H[CDS] is zero, $\overline{\text{CD}}$ must be sampled by the SCC before a $\overline{\text{CD}}$ lost error is recognized; otherwise, the negation of $\overline{\text{CD}}$ immediately causes the $\overline{\text{CD}}$ lost condition.

If GSMR_H[CDS] is set, all $\overline{\text{CD}}$ transitions must occur while the Rx clock is low.

20.3.5.2 Asynchronous Protocols

In asynchronous protocols, $\overline{\text{RTS}}$ is asserted when SCC data is loaded into the Tx FIFO and a falling Tx clock occurs. $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ can be used to control reception and transmission in the same manner as the synchronous protocols. The first bit sent in an asynchronous protocol is the start bit of the first character. In addition, the UART protocol has an option for $\overline{\text{CTS}}$ flow control as described in [Chapter 21, “SCC UART Mode.”](#)

- If $\overline{\text{CTS}}$ is already asserted when $\overline{\text{RTS}}$ is asserted, transmission begins in two additional bit times.
- If $\overline{\text{CTS}}$ is not already asserted when $\overline{\text{RTS}}$ is asserted and $\text{GSMR_H[CTSS]} = 0$, transmission begins in three additional bit times.
- If $\overline{\text{CTS}}$ is not already asserted when $\overline{\text{RTS}}$ is asserted and $\text{GSMR_H[CTSS]} = 1$, transmission begins in two additional bit times.

20.3.6 Digital Phase-Locked Loop (DPLL) Operation

Each SCC channel includes a digital phase-locked loop (DPLL) for recovering clock information from a received data stream. For applications that provide a direct clock source to the SCC, the DPLL can be bypassed by selecting 1x mode for GSMR_L[RDCR, TDCR]. If the DPLL is bypassed, only NRZ or NRZI encodings are available. The DPLL must not be used when an SCC is programmed to Ethernet and is optional for other protocols. Figure 20-13 shows the DPLL receiver block; Figure 20-14 shows the transmitter block diagram.




Figure 20-13. DPLL Receiver Block Diagram




Figure 20-14. DPLL Transmitter Block Diagram

The DPLL can be driven by one of the baud rate generator outputs or an external clock, CLK_x. In the block diagrams, this clock is labeled HSRCLK/HSTCLK. The HSRCLK/HSTCLK should be approximately 8x, 16x, or 32x the data rate, depending on the coding chosen. The DPLL uses this clock, along with the data stream, to construct a data clock that can be used as the SCC Rx and/or Tx clock. In all modes, the DPLL uses the input clock to determine the nominal bit time. If the DPLL is bypassed, HSRCLK/HSTCLK is used directly as RCLK/TCLK.

At the beginning of operation, the DPLL is in search mode, whereas the first transition resets the internal DPLL counter and begins DPLL operation. While the counter is counting, the DPLL watches the incoming data stream for transitions; when one is detected, the DPLL adjusts the count to produce an output clock that tracks incoming bits.

The DPLL has a carrier-sense signal that indicates when data transfers are on RXD. The carrier-sense signal asserts as soon as a transition is detected on RXD; it negates after the programmed number of clocks in GSMR_L[TSNC] when no transitions are detected.

To prevent itself from locking on the wrong edges and to provide fast synchronization, the DPLL should receive a preamble pattern before it receives the data. In some protocols, the preceding flags or syncs can function as a preamble; others use the patterns in Table 20-8. When transmission occurs, the SCC can generate preamble patterns, as programmed in GSMR_L[TPP, TPL].

Table 20-8. Preamble Requirements

Decoding Method	Preamble Pattern	Minimum Preamble Length Required
NRZI Mark	All zeros	8-bit
NRZI Space	All ones	8-bit
FM0	All ones	8-bit

Table 20-8. Preamble Requirements (continued)

Decoding Method	Preamble Pattern	Minimum Preamble Length Required
FM1	All zeros	8-bit
Manchester	101010...10	8-bit
Differential Manchester	All ones	8-bit

The DPLL can also be used to invert the data stream of a transfer. This feature is available in all encodings, including standard NRZ format. Also, when the transmitter is idling, the DPLL can either force TXD high or continue encoding the data supplied to it.

The DPLL is used for UART encoding/decoding, which gives the option of selecting the divide ratio in the UART decoding process (8 \times , 16 \times , or 32 \times). Typically, 16 \times is used.

Note the 1:4 system clock/serial clock ratio does not apply when the DPLL is used to recover the clock in the 8 \times , 16 \times , or 32 \times modes. Synchronization occurs internally after the DPLL generates the Rx clock. Therefore, even the fastest DPLL clock generation (the 8 \times option) easily meets the required 1:4 ratio clocking limit.

20.3.6.1 Encoding Data with a DPLL

Each SCC contains a DPLL unit that can be programmed to encode and decode the SCC data as NRZ, NRZI Mark, NRZI Space, FM0, FM1, Manchester, and Differential Manchester. Figure 20-15 shows the different encoding methods.




Figure 20-15. DPLL Encoding Examples

If the DPLL is not needed, NRZ or NRZI codings can be selected in `GSMR_L[RENC, TENC]`. Coding definitions are shown in [Table 20-9](#).

Table 20-9. DPLL Codings

Coding	Description
NRZ	A one is represented by a high level for the duration of the bit and a zero is represented by a low level.
NRZI Mark	A one is represented by no transition at all. A zero is represented by a transition at the beginning of the bit (the level present in the preceding bit is reversed).
NRZI Space	A one is represented by a transition at the beginning of the bit (the level present in the preceding bit is reversed). A zero is represented by no transition at all.
FM0	A one is represented by a transition only at the beginning of the bit. A zero is represented by a transition at the beginning of the bit and another transition at the center of the bit.
FM1	A one is represented by a transition at the beginning of the bit and another transition at the center of the bit. A zero is represented by a transition only at the beginning of the bit.
Manchester	A one is represented by a high-to-low transition at the center of the bit. A zero is represented by a low to high transition at the center of the bit. In both cases there may be a transition at the beginning of the bit to set up the level required to make the correct center transition.
Differential Manchester	A one is represented by a transition at the center of the bit with the opposite direction from the transition at the center of the preceding bit. A zero is represented by a transition at the center of the bit with the same polarity from the transition at the center of the preceding bit.

20.3.7 Reconfiguring the SCCs

The proper reconfiguration sequence must be followed for SCC parameters that cannot be changed dynamically. For instance, the internal baud rate generators allow on-the-fly changes, but the DPLL-related `GSMR` does not. The steps in the following sections show how to disable, reconfigure and re-enable an SCC to ensure that buffers currently in use are properly closed before reconfiguring the SCC and that subsequent data goes to or from new buffers according to the new configuration.

Modifying parameter `RAM` does not require the SCC to be fully disabled. See the parameter `RAM` description for when values can be changed. To disable all peripheral controllers, set `CPCR[RST]` to reset the entire CPM.

20.3.7.1 General Reconfiguration Sequence for an SCC Transmitter

An SCC transmitter can be reconfigured by following these general steps:

1. If the SCC is sending data, issue a `STOP TRANSMIT` command. Transmission should stop smoothly. If the SCC is not transmitting (no `TxBDs` are ready or the `GRACEFUL STOP TRANSMIT` command has been issued and completed) or the `INIT TX PARAMETERS` command is issued, the `STOP TRANSMIT` command is not required.
2. Clear `GSMR_L[ENT]` to disable the SCC transmitter and put it in reset state.
3. Modify SCC Tx parameters or parameter `RAM`. To switch protocols or restore the initial Tx parameters, issue an `INIT TX PARAMETERS` command.

4. If an INIT TX PARAMETERS command was not issued in step 3, issue a RESTART TRANSMIT command.
5. Set GSMR_L[ENT]. Transmission begins using the TxBD pointed to by TBPTR, assuming the R bit is set.

20.3.7.2 Reset Sequence for an SCC Transmitter

The following steps reinitialize an SCC transmit parameters to the reset state:

1. Clear GSMR_L[ENT].
2. Make any modifications then issue the INIT TX PARAMETERS command.
3. Set GSMR_L[ENT].

20.3.7.3 General Reconfiguration Sequence for an SCC Receiver

An SCC receiver can be reconfigured by following these steps:

1. Clear GSMR_L[ENR]. The SCC receiver is now disabled and put in a reset state.
2. Modify SCC Rx parameters or parameter RAM. To switch protocols or restore Rx parameters to their initial state, issue an INIT RX PARAMETERS command.
3. If the INIT RX PARAMETERS command was not issued in step 2, issue an ENTER HUNT MODE command.
4. Set GSMR_L[ENR]. Reception begins using the RxBd pointed to by RBPTR, assuming the E bit is set.

20.3.7.4 Reset Sequence for an SCC Receiver

To reinitialize the SCC receiver to the state it was in after reset, follow these steps:

1. Clear GSMR_L[ENR].
2. Make any modifications then issue the INIT RX PARAMETERS command.
3. Set GSMR_L[ENR].

20.3.7.5 Switching Protocols

To switch an SCC's protocol without resetting the board or affecting other SCCs, follow these steps:

1. Clear GSMR_L[ENT, ENR].
2. Make protocol changes in the GSMR and additional parameters then issue the INIT TX and RX PARAMETERS command to initialize both Tx and Rx parameters.
3. Set GSMR_L[ENT, ENR] to enable the SCC with the new protocol.

20.3.8 Saving Power

To save power when not in use, an SCC can be disabled by clearing GSMR_L[ENT, ENR].

Chapter 21

SCC UART Mode

The universal asynchronous receiver transmitter (UART) protocol is commonly used to send low-speed data between devices. The term asynchronous is used because it is not necessary to send clocking information along with the data being sent. UART links are typically 38400 baud or less and are character-based. Asynchronous links are used to connect terminals with other devices. Even where synchronous communications are required, the UART is often used as a local port to run board debugger software. The character format of the UART protocol is shown in [Figure 21-1](#).




Figure 21-1. UART Character Format

Because the transmitter and receiver operate asynchronously, there is no need to connect the transmit and receive clocks. Instead, the receiver oversamples the incoming data stream (usually by a factor of 16) and uses some of these samples to determine the bit value. Traditionally, the middle 3 of the 16 samples are used. Two UARTs can communicate using this system if the transmitter and receiver use the same parameters, such as the parity scheme and character length.

When data is not sent, a continuous stream of ones is sent (idle condition). Because the start bit is always a zero, the receiver can detect when real data is once again on the line. UART specifies an all-zeros break character, which ends a character transfer sequence.

The most popular protocol that uses asynchronous characters is the RS-232 standard, which specifies baud rates, handshaking protocols, and mechanical/electrical details. Another popular format is RS-485, which defines a balanced line system allowing longer cables than RS-232 links. Even synchronous protocols like HDLC are sometimes defined to run over asynchronous links. The Profibus standard extends UART protocol to include LAN-oriented features such as token passing.

All standards provide handshaking signals, but some systems require only three physical lines—Tx data, Rx data, and ground. Many proprietary standards have been built around the UART's asynchronous character frame, some of which implement a multidrop configuration where multiple stations, each with a specific address, can be present on a network. In multidrop mode, frames of characters are broadcast with the first character acting as a destination address. To accommodate this, the UART frame is extended one bit to distinguish address characters from normal data characters.

In synchronous UART (isochronous operation), a separate clock signal is explicitly provided with the data. Start and stop bits are present in synchronous UART, but oversampling is not required because the clock is provided with each bit.

The general SCC mode register (GSMR) is used to configure an SCC channel to function in UART mode, which provides standard serial I/O using asynchronous character-based (start-stop) protocols with RS-232C-type lines. Using standard asynchronous bit rates and protocols, an SCC UART controller can communicate with any existing RS-232-type device and provides a serial communications port to other microprocessors and terminals (either locally or via modems). The independent transmit and receive sections, whose operations are asynchronous with the core, send data from memory (either internal or external) to TXD and receive data from RXD. The UART controller supports a multidrop mode for master/slave operations with wake-up capability on both the idle signal and address bit. It also supports synchronous operation where a clock (internal or external) must be provided with each bit received.

21.1 Features

The following list summarizes main features of an SCC UART controller:

- Flexible message-based data structure
- Implements synchronous and asynchronous UART
- Multidrop operation
- Receiver wake-up on idle line or address bit
- Receive entire messages into buffers as indicated by receiver idle timeout or by control character reception
- Eight control character comparison
- Two address comparison in multidrop configurations
- Maintenance of four 16-bit error counters
- Received break character length indication
- Programmable data length (5–8 bits)
- Programmable fractional stop bit lengths (from 9/16 to 2 bits) in transmission
- Capable of reception without a stop bit
- Even/odd/force/no parity generation and check
- Frame error, noise error, break, and idle detection
- Transmit preamble and break sequences
- Freeze transmission option with low-latency stop

21.2 Normal Asynchronous Mode

In normal asynchronous mode, the receive shift register receives incoming data on RXD_x. Control bits in the UART mode register (PSMR) define the length and format of the UART character. Bits are received in the following order:

1. Start bit
2. 5–8 data bits (lsb first)

3. Address/data bit (optional)
4. Parity bit (optional)
5. Stop bits

The receiver uses a clock 8×, 16×, or 32× faster than the baud rate and samples each bit of the incoming data three times around its center. The value of the bit is determined by the majority of those samples; if all do not agree, the noise indication counter (NOSEC) in parameter RAM is incremented. When a complete character has been clocked in, the contents of the receive shift register are transferred to the receive FIFO before proceeding to the receive buffer. The CPM flags UART events, including reception errors, in SCCE and the RxB_D status and control fields.

The SCC can receive fractional stop bits. The next character's start bit can begin any time after the three middle samples are taken. The UART transmit shift register sends outgoing data on TXD_x. Data is then clocked synchronously with the transmit clock, which may have either an internal or external source. Characters are sent lsb first. Only the data portion of the UART frame is stored in the buffers because start and stop bits are generated and stripped by the SCC. A parity bit can be generated in transmission and checked during reception; although it is not stored in the buffer, its value can be inferred from the buffer's reporting mechanism. Similarly, the optional address bit is not stored in the transmit or receive buffer, but is supplied in the BD itself. Parity generation and checking includes the optional address bit. GSMR_H[RFW] must be set for an 8-bit receive FIFO in the UART receiver.

21.3 Synchronous Mode

In synchronous mode, the controller uses a 1× data clock for timing. The receive shift register receives incoming data on RXD_x synchronous with the clock. The bit length and format of the serial character are defined by the control bits in the PSMR in the same way as in asynchronous mode. When a complete byte has been clocked in, the contents of the receive shift register are transferred to the receive FIFO before proceeding to the receive buffer. The CPM flags UART events, including reception errors, in SCCE and the RxB_D status and control fields. GSMR_H[RFW] must be set for an 8-bit receive FIFO.

The synchronous UART transmit shift register sends outgoing data on TXD_x. Data is then clocked synchronously with the transmit clock, which can have an internal or external source.

21.4 SCC UART Parameter RAM

For UART mode, the protocol-specific area of the SCC parameter RAM is mapped as in [Table 21-1](#).

Table 21-1. UART-Specific SCC Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x30	—	DWord	Reserved
0x38	MAX_IDL	Hword	Maximum idle characters. When a character is received, the receiver begins counting idle characters. If MAX_IDL idle characters are received before the next data character, an idle timeout occurs and the buffer is closed, generating a maskable interrupt request to the core to receive the data from the buffer. Thus, MAX_IDL offers a way to demarcate frames. To disable the feature, clear MAX_IDL. The bit length of an idle character is calculated as follows: 1 + data length (5–9) + 1 (if parity is used) + number of stop bits (1–2). For 8 data bits, no parity, and 1 stop bit, the character length is 10 bits.
0x3A	IDLC	Hword	Temporary idle counter. Holds the current idle count for the idle timeout process. IDLC is a down-counter and does not need to be initialized or accessed.
0x3C	BRKCR	Hword	Break count register (transmit). Determines the number of break characters the transmitter sends. The transmitter sends a break character sequence when a STOP TRANSMIT command is issued. For 8 data bits, no parity, 1 stop bit, and 1 start bit, each break character consists of 10 zero bits.
0x3E	PAREC	Hword	User-initialized, 16-bit (modulo-2 ¹⁶) counters incremented by the CP.
0x40	FRMEC	Hword	PAREC counts received parity errors. FRMEC counts received characters with framing errors.
0x42	NOSEC	Hword	NOSEC counts received characters with noise errors.
0x44	BRKEC	Hword	BRKEC counts break conditions on the signal. A break condition can last for hundreds of bit times, yet BRKEC is incremented only once during that period.
0x46	BRKLN	Hword	Last received break length. Holds the length of the last received break character sequence measured in character units. For example, if RXD _x is low for 20 bit times and the defined character length is 10 bits, BRKLN = 0x002, indicating that the break sequence is at least 2 characters long. BRKLN is accurate to within one character length.
0x48	UADDR1	Hword	UART address character 1/2. In multidrop mode, the receiver provides automatic address recognition for two addresses. In this case, program the lower order bytes of UADDR1 and UADDR2 with the two preferred addresses.
0x4A	UADDR2	Hword	
0x4C	RTEMP	Hword	Temp storage
0x4E	TOSEQ	Hword	Transmit out-of-sequence character. Inserts out-of-sequence characters, such as XOFF and XON, into the transmit stream. The TOSEQ character is put in the Tx FIFO without affecting a Tx buffer in progress. See Section 21.11, “Inserting Control Characters into the Transmit Data Stream.”
0x50	CHARACTER1	Hword	Control character 1–8. These characters define the Rx control characters on which interrupts can be generated.
0x52	CHARACTER2	Hword	
0x54	CHARACTER3	Hword	
0x56	CHARACTER4	Hword	
0x58	CHARACTER5	Hword	
0x5A	CHARACTER6	Hword	
0x5C	CHARACTER7	Hword	
0x5E	CHARACTER8	Hword	

Table 21-1. UART-Specific SCC Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x4C	RTEMP	Hword	Temp storage
0x60	RCCM	Hword	Receive control character mask. Used to mask comparison of CHARACTER1–8 so classes of control characters can be defined. A one enables the comparison, and a zero masks it.
0x62	RCCR	Hword	Receive control character register. Used to hold the last rejected control character (not written to the Rx buffer). Generates a maskable interrupt. If the core does not process the interrupt and read RCCR before a new control character arrives, the previous control character is overwritten.
0x64	RLBC	Hword	Receive last break character. Used in synchronous UART when PSMR[RZS] = 1; holds the last break character pattern. By counting zeros in RLBC, the core can measure break length to a one-bit resolution. Read RLBC by counting the zeros written from bit 0 to where the first one was written. RLBC = 0b001xxxxxxxxxxxx indicates two zeros; 0b1xxxxxxxxxxxx indicates no zeros. Note that RLBC can be used in combination with BRKLN above to calculate the number of bits in the break sequence: (BRKLN * character length) + (number of zeros in RLBC).

¹ From SCC base. See [Section 20.3.1, “SCC Base Addresses.”](#)

21.5 Data-Handling Methods: Character- or Message-Based

An SCC UART controller uses the same BD table and buffer structures as the other protocols and supports both multibuffer, message-based and single-buffer, character-based operation.

For character-based transfers, each character is sent with stop bits and parity and received into separate 1-byte buffers. A maskable interrupt is generated when each buffer is received.

In a message-based environment, transfers can be made on entire messages rather than on individual characters. To simplify programming and save processor overhead, a message is transferred as a linked list of buffers without core intervention. For example, before handling input data, a terminal driver may wait for an end-of-line character or an idle timeout rather than be interrupted when each character is received. Conversely, ASCII files can be sent as messages ending with an end-of-line character.

When receiving messages, up to eight control characters can be configured to mark the end of a message or generate a maskable interrupt without being stored in the buffer. This option is useful when flow control characters such as XON or XOFF are needed but are not part of the received message. See [Section 21.9, “Receiving Control Characters.”](#)

21.6 Error and Status Reporting

Overrun, parity, noise, and framing errors are reported via the BDs and/or error counters in the UART parameter RAM. Signal status is indicated in the status register; a maskable interrupt is generated when status changes.

21.7 SCC UART Commands

The transmit commands in [Table 21-2](#) are issued to the CP command register (CPCR).

Table 21-2. Transmit Commands

Command	Description
STOP TRANSMIT	After a hardware or software reset and a channel is enabled in the GSMR, the transmitter starts polling the first BD in the TxBD table every 8 Tx clocks. STOP TRANSMIT disables character transmission. If the SCC receives STOP TRANSMIT as a message is being sent, the message is aborted. The transmitter finishes sending data transferred to its FIFO and stops. The TBPTR is not advanced. The UART transmitter sends a programmable break sequence and starts sending idles. The number of break characters in the sequence (which can be zero) should be written to BRKCR in the parameter RAM before issuing this command.
GRACEFUL STOP TRANSMIT	Used to stop transmitting smoothly. The transmitter stops after the current buffer has been completely sent or immediately if no buffer is being sent. SCCE[GRA] is set once transmission stops, then the UART Tx parameters, including the TxBD, can be modified. TBPTR points to the next TxBD in the table. Transmission begins once the R bit of the next BD is set and a RESTART TRANSMIT command is issued.
RESTART TRANSMIT	Enables transmission. The controller expects this command after it disables the channel in its PSMR, after a STOP TRANSMIT command, after a GRACEFUL STOP TRANSMIT command, or after a transmitter error. Transmission resumes from the current BD.
INIT TX PARAMETERS	Resets the transmit parameters in the parameter RAM. Issue only when the transmitter is disabled. Note that INIT TX AND RX PARAMETERS resets both Tx and Rx parameters.

Receive commands are described in [Table 21-3](#).

Table 21-3. Receive Commands

Command	Description
ENTER HUNT MODE	Forces the receiver to close the RxBD in use and enter hunt mode. After a hardware or software reset, once an SCC is enabled in the GSMR, the receiver is automatically enabled and uses the first BD in the RxBD table. If a message is in progress, the receiver continues receiving in the next BD. In multidrop hunt mode, the receiver continually scans the input data stream for the address character. When it is not in multidrop mode, it waits for the idle sequence (one character of idle). Data present in the Rx FIFO is not lost when this command is executed.
CLOSE RXBD	Forces the SCC to close the RxBD in use and use the next BD for subsequent received data. If the SCC is not in the process of receiving data, no action is taken. Note that in an SCC UART controller, CLOSE RXBD functions like ENTER HUNT MODE but does not need to receive an idle character to continue receiving.
INIT RX PARAMETERS	Resets the receive parameters in the parameter RAM. Should be issued when the receiver is disabled. Note that INIT TX AND RX PARAMETERS resets both Tx and Rx parameters.

21.8 Multidrop Systems and Address Recognition

In multidrop systems, more than two stations can be on a network, each with a specific address. [Figure 21-2](#) shows two examples of this configuration. Frames made up of many characters can be broadcast as long as the first character is the destination address. The UART frame is extended by one bit to distinguish an address character from standard data characters. Programmed in PSMR[UM], the controller supports the following two multidrop modes:

- Automatic multidrop mode—The controller checks the incoming address character and accepts subsequent data only if the address matches one of two user-defined values. The two 16-bit address registers, UADDR1 and UADDR2, support address recognition. Only the lower 8 bits are used so the upper 8 bits should be cleared; for addresses less than 8 bits, unused high-order bits should also be cleared. The incoming address is checked against UADDR1 and UADDR2. When a match occurs, RxBD[AM] indicates whether UADDR1 or UADDR2 matched.
- Manual multidrop mode—The controller receives all characters. An address character is always written to a new buffer and can be followed by data characters. User software performs the address comparison.




Figure 21-2. Two UART Multidrop Configurations

21.9 Receiving Control Characters

The UART receiver can recognize special control characters used in a message-based environment. Eight control characters can be defined in a control character table in the UART parameter RAM. Each incoming character is compared to the table entries using a mask (the received control character mask, RCCM) to strip don't cares. If a match occurs, the received control character can either be written to the receive buffer or rejected.

If the received control character is not rejected, it is written to the receive buffer. The receive buffer is then automatically closed to allow software to handle end-of-message characters. Control characters that are not part of the actual message, such as XOFF, can be rejected. Rejected characters bypass the receive buffer and are written directly to the received control character register (RCCR), which triggers maskable interrupt.

The 16-bit entries in the control character table support control character recognition. Each entry consists of the control character, a valid bit (end of table), and a reject bit. See [Figure 21-3](#).

Offset ¹	0	1	2	7	8	15
0x50	E	R	—			CHARACTER1
0x52	E	R	—			CHARACTER2
•	•	•	•			•
•	•	•	•			•
•	•	•	•			•
0x5E	E	R	—			CHARACTER8
0x60	1	1	—			RCCM
0x62			—			RCCR

¹ From SCCx base address

Figure 21-3. Control Character Table

Table 21-4 describes the data structure used in control character recognition.

Table 21-4. Control Character Table, RCCM, and RCCR Descriptions

Offset	Bits	Name	Description
0x50–0x5E	0	E	End of table. In tables with eight control characters, E is always 0. 0 This entry is valid. 1 The entry is not valid and is not used.
	1	R	Reject character. 0 A matching character is not rejected but is written into the Rx buffer, which is then closed. If RxBD[I] is set, the buffer closing generates a maskable interrupt through SCCE[RX]. A new buffer is opened if more data is in the message. 1 A matching character is written to RCCR and not to the Rx buffer. A maskable interrupt is generated through SCCE[CCR]. The current Rx buffer is not closed.
	2–7	—	Reserved
	8–15	CHARACTERn	Control character values 1–8. Defines control characters to be compared to the incoming character. For characters smaller than 8 bits, the most significant bits should be zero.
0x60	0–1	0b11	Must be set. Used to mark the end of the control character table in case eight characters are used. Setting these bits ensures correct operation during control character recognition.
	2–7	—	Reserved
	8–15	RCCM	Received control character mask. Used to mask the comparison of CHARACTERn. Each RCCM bit corresponds to the respective bit of CHARACTERn and decodes as follows. 0 Ignore this bit when comparing the incoming character to CHARACTERn. 1 Use this bit when comparing the incoming character to CHARACTERn.
0x62	0–7	—	Reserved
	8–15	RCCR	Received control character register. If the newly arrived character matches and is rejected from the buffer (R = 1), the PIP controller writes the character into the RCCR and generates a maskable interrupt. If the core does not process the interrupt and read RCCR before a new control character arrives, the previous control character is overwritten.

21.10 Hunt Mode (Receiver)

A UART receiver in hunt mode remains deactivated until an idle or address character is recognized, depending on PSMR[UM]. A receiver is forced into hunt mode by issuing an ENTER HUNT MODE command.

The receiver aborts any message in progress when ENTER HUNT MODE is issued. When the message is finished, the receiver is reenabled by detecting the idle line (one idle character) or by the address bit of the next message, depending on PSMR[UM]. When a receiver in hunt mode receives a break sequence, it increments BRKEC and generates a BRK interrupt condition.

21.11 Inserting Control Characters into the Transmit Data Stream

The SCC UART transmitter can send out-of-sequence, flow-control characters like XON and XOFF. The controller polls the transmit out-of-sequence register (TOSEQ), shown in Figure 21-4, whenever the transmitter is enabled for UART operation, including during a UART freeze operation, UART buffer transmission, and when no buffer is ready for transmission. The TOSEQ character (in CHARSEND) is sent at a higher priority than the other characters in the transmit buffer, but does not preempt characters already in the transmit FIFO. This means that the XON or XOFF character may not be sent for eight or four (SCC) character times. To reduce this latency, set GSMR_H[TFL] to decrease the FIFO size to one character before enabling the transmitter.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—	REA	I	CT	—	A	CHARSEND									
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	SCC base + 0x4E															

Figure 21-4. Transmit Out-of-Sequence Register (TOSEQ)

Table 21-5 describes TOSEQ fields.

Table 21-5. TOSEQ Field Descriptions

Bit	Name	Description
0–1	—	Reserved, should be cleared.
2	REA	Ready. Set when the character is ready for transmission. Remains 1 while the character is being sent. The CP clears this bit after transmission.
3	I	Interrupt. If this bit is set, transmission completion is flagged in the event register (SCCE[TX] is set), triggering a maskable interrupt to the core.
4	CT	Clear-to-send lost. Operates only if the SCC monitors \overline{CTS} (GSMR_L[DIAG]). The CP sets this bit if \overline{CTS} negates when the TOSEQ character is sent. If \overline{CTS} negates and the TOSEQ character is sent during a buffer transmission, the TxBD[CT] status bit is also set.
5–6	—	Reserved, should be cleared.

Table 21-5. TOSEQ Field Descriptions (continued)

Bit	Name	Description
7	A	Address. Setting this bit indicates an address character for multidrop mode.
8–15	CHARSEND	Character send. Contains the character to be sent. Any 5- to 8-bit character value can be sent in accordance with the UART configuration. The character should be placed in the lsbs of CHARSEND. This value can be changed only while REA = 0.

21.12 Sending a Break (Transmitter)

A break is an all-zeros character with no stop bit that is sent by issuing a STOP TRANSMIT command. The SCC finishes transmitting outstanding data, sends a programmable number of break characters (determined by BRKCR), and reverts to idle or sends data if a RESTART TRANSMIT command is given before completion. When the break code is complete, the transmitter sends at least one high bit before sending more data, to guarantee recognition of a valid start bit. Because break characters do not preempt characters in the transmit FIFO, they may not be sent for eight (SCC) or four (SCC) character times. To reduce this latency, set GSMR_H[TFL] to decrease the FIFO size to one character before enabling the transmitter.

21.13 Sending a Preamble (Transmitter)

Sending a preamble sequence of consecutive ones ensures that a line is idle before sending a message. If the preamble bit TxBD[P] is set, the SCC sends a preamble sequence (idle character) before sending the buffer. For example, for 8 data bits, no parity, 1 stop bit, and 1 start bit, a preamble of 10 ones is sent before the first character in the buffer.

21.14 Fractional Stop Bits (Transmitter)

The asynchronous UART transmitter, shown in Figure 21-5, can be programmed to send fractional stop bits. The FSB field in the data synchronization register (DSR) determines the fractional length of the last stop bit to be sent. FSB can be modified at any time. If two stop bits are sent, only the second is affected. Idle characters are always sent as full-length characters

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—	FSB				—	—	—	—	—	—	—	—	—	—	—
Reset	0	1111				1	1	0	0	1	1	1	1	1	1	0
R/W	R/W															
Addr																

Figure 21-5. Asynchronous UART Transmitter

Table 21-6 describes DSR fields.

Table 21-6. DSR Fields Descriptions

Bit	Name	Description
0	—	0b0
1–4	FSB	<p>Fractional stop bits. For 16× oversampling: 1111 Last transmitted stop bit 16/16. Default value after reset. 1110 Last transmitted stop bit 15/16. ... 1000 Last transmitted stop bit 9/16. 0xxx Invalid. Do not use.</p> <p>For 32× oversampling: 1111 Last transmitted stop bit 32/32. Default value after reset. 1110 Last transmitted stop bit 31/32. ... 0000 Last transmitted stop bit 17/32.</p> <p>For 8× oversampling: 1111 Last transmitted stop bit 8/8. Default value after reset. 1110 Last transmitted stop bit 7/8. 1101 Last transmitted stop bit 6/8. 1100 Last transmitted stop bit 5/8. 10xx Invalid. Do not use. 0xxx Invalid. Do not use.</p> <p>The UART receiver can always receive fractional stop bits. The next character’s start bit can begin any time after the three middle samples have been taken.</p>
5–6	—	0b11
7–8	—	0b00
9–14	—	0b111111
15	—	0b0

21.15 Handling Errors in the SCC UART Controller

The UART controller reports character reception and transmission error conditions via the BDs, the error counters, and the SCCE. Modem interface lines can be monitored by the port C pins. Transmission errors are described in [Table 21-7](#).

Table 21-7. Transmission Errors

Error	Description
$\overline{\text{CTS}}$ Lost during Character Transmission	<p>When $\overline{\text{CTS}}$ negates during transmission, the channel stops after finishing the current character. The CP sets TxBD[CT] and generates the TX interrupt if it is not masked. The channel resumes transmission after the RESTART TRANSMIT command is issued and $\overline{\text{CTS}}$ is asserted.</p> <p>Note that if $\overline{\text{CTS}}$ is used, the UART also offers an asynchronous flow control option that does not generate an error. See the description of PSMR[FLC] in Table 21-9.</p>

Reception errors are described in [Table 21-8](#).

Table 21-8. Reception Errors

Error	Description
Overrun	Occurs when the channel overwrites the previous character in the Rx FIFO with a new character, losing the previous character. The channel then writes the new character to the buffer, closes it, sets RxB[OV], and generates an RX interrupt if not masked. In automatic multidrop mode, the receiver enters hunt mode immediately.
CD Lost during Character Reception	If this error occurs and the channel is using this pin to automatically control reception, the channel terminates character reception, closes the buffer, sets RxB[CD], and generates the RX interrupt if not masked. This error has the highest priority. The last character in the buffer is lost and other errors are not checked. In automatic multidrop mode, the receiver enters the hunt mode immediately.
Parity	When a parity error occurs, the channel writes the received character to the buffer, closes the buffer, sets RxB[PR], and generates the RX interrupt if not masked. The channel also increments the parity error counter PAREC. In automatic multidrop mode, the receiver enters hunt mode immediately.
Noise	A noise error occurs when the three samples of a bit are not identical. When this error occurs, the channel writes the received character to the buffer, proceeds normally, but increments the noise error counter NOSEC. Note that this error does not occur in synchronous mode.
Idle Sequence Receive	If the UART is receiving data and gets an idle character (all ones), the channel begins counting consecutive idle characters received. If MAX_IDL is reached, the buffer is closed and an RX interrupt is generated if not masked. If no buffer is open, this event does not generate an interrupt or any status information. The internal idle counter (IDLC) is reset every time a character is received. To disable the idle sequence function, clear MAX_IDL.
Framing	The UART reports a framing errors when it receives a character with no stop bit, regardless of the mode. The channel writes the received character to the buffer, closes it, sets RxB[FR], generates the RX interrupt if not masked, increments FRMEC, but does not check parity for this character. In automatic multidrop mode, the receiver immediately enters hunt mode. If the UART allows data with no stop bits (PSMR[RZS] = 1) when in synchronous mode (PSMR[SYN] = 1), framing errors are reported but reception continues assuming the unexpected zero is the start bit of the next character; in this case, the user may ignore a reported framing error until multiple framing errors occur within a short period.
Break Sequence	When the first break sequence is received, the UART increments the break error counter BRKEC. It updates BRKLN when the sequence completes. After the first 1 is received, the UART sets SCCE[BRKE], which generates an interrupt if not masked. If the UART is receiving characters when it receives a break, it closes the Rx buffer, sets RxB[BR], and sets SCCE[RX], which can generate an interrupt if not masked. If PSMR[RZS] = 1 when the UART is in synchronous mode, a break sequence is detected after two successive break characters are received.

21.16 UART Mode Register (PSMR)

For UART mode, the SCC protocol-specific mode register (PSMR) is called the UART mode register. Many bits can be modified while the receiver and transmitter are enabled. [Figure 21-6](#) shows the PSMR in UART mode.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	FLC	SL	CL		UM		FRZ	RZS	SYN	DRT	—	PEN	RPM		TPM	
Reset	0															
R/W	R/W															
Addr	0x0x11A08 (PSMR1); 0x0x11A28 (PSMR2); 0x0x11A48 (PSMR3); 0x0x11A68 (PSMR4)															

Figure 21-6. Protocol-Specific Mode Register for UART (PSMR)

Table 21-9 describes PSMR UART fields.

Table 21-9. PSMR UART Field Descriptions

Bit	Name	Description
0	FLC	Flow control. 0 Normal operation. The GSMR and port C registers determine the mode of \overline{CTS} . 1 Asynchronous flow control. When \overline{CTS} is negated, the transmitter stops at the end of the current character. If \overline{CTS} is negated past the middle of the current character, the next full character is sent before transmission stops. When \overline{CTS} is asserted again, transmission continues where it left off and no \overline{CTS} lost error is reported. Only idle characters are sent while \overline{CTS} is negated.
1	SL	Stop length. Selects the number of stop bits the SCC sends. SL can be modified on-the-fly. The receiver is always enabled for one stop bit unless the SCC UART is in synchronous mode and PSMR[RZS] is set. Fractional stop bits are configured in the DSR. 0 One stop bit. 1 Two stop bits.
2–3	CL	Character length. Determines the number of data bits in the character, not including optional parity or multidrop address bits. If a character is less than 8 bits, most-significant bits are received as zeros and are ignored when the character is sent. CL can be modified on-the-fly. 00 5 data bits 01 6 data bits 10 7 data bits 11 8 data bits
4–5	UM	UART mode. Selects the asynchronous channel protocol. UM can be modified on-the-fly. 00 Normal UART operation. Multidrop mode is disabled and idle-line wake-up mode is selected. The UART receiver leaves hunt mode by receiving an idle character (all ones). 01 Manual multidrop mode. An additional address/data bit is sent with each character. Multidrop asynchronous modes are compatible with the MC68681 DUART, MC68HC11 SCI, DSP56000 SCI, and Intel 8051 serial interface. The receiver leaves hunt mode when the address/data bit is a one, indicating the received character is an address that all inactive processors must process. The controller receives the address character and writes it to a new buffer. The core then compares the written address with its own address and decides whether to ignore or process subsequent characters. 10 Reserved. 11 Automatic multidrop mode. The CPM compares the address of an incoming address character with UADDRx parameter RAM values; subsequent data is accepted only if a match occurs.
6	FRZ	Freeze transmission. Allows the UART transmitter to pause and later continue from that point. 0 Normal operation. If the buffer was previously frozen, it resumes transmission from the next character in the same buffer that was frozen. 1 The SCC completes transmission of any data already transferred to the Tx FIFO (the number of characters depends on GSMR_H[TFL]) and then freezes. After FRZ is cleared, transmission resumes from the next character.

Table 21-9. PSMR UART Field Descriptions (continued)

Bit	Name	Description
7	RZS	Receive zero stop bits. 0 The receiver operates normally, but at least one stop bit is needed between characters. A framing error is issued if a stop bit is missing. Break status is set if an all-zero character is received with a zero stop bit. 1 Configures the receiver to receive data without stop bits. Useful in V.14 applications where SCC UART controller data is supplied synchronously and all stop bits of a particular character can be omitted for cross-network rate adaptation. RZS should be set only if SYN is set. The receiver continues if a stop bit is missing. If the stop bit is a zero, the next bit is considered the first data bit of the next character. A framing error is issued if a stop bit is missing, but a break status is reported only after two consecutive break characters have no stop bits.
8	SYN	Synchronous mode. 0 Normal asynchronous operation. GSMR_L[TENC,RENC] must select NRZ and GSMR_L[TDCR, RDCR] select either 8×, 16×, or 32×. 16× is recommended for most applications. 1 Synchronous SCC UART controller using 1× clock (isochronous UART operation). GSMR_L[TENC, RENC] must select NRZ and GSMR_L[RDCR, TDCR] select 1× mode. A bit is transferred with each clock and is synchronous to the clock, which can be internal or external.
9	DRT	Disable receiver while transmitting. 0 Normal operation. 1 While the SCC is sending data, the internal \overline{RTS} disables and gates the receiver. Useful for a multidrop configuration in which the user does not want to receive its own transmission. For multidrop UART mode, set the BDs' preamble bit, TxBDP[P]. Note: If DRT = 1, GSMR_H[CDS] should be cleared unless both of the following are true: the same clock is used for TCLK and RCLK, and CTS either has synchronous timing or is always asserted.
10	—	Reserved, should be cleared.
11	PEN	Parity enable. 0 No parity. 1 Parity is enabled and determined by the parity mode bits.
12–13, 14–15	RPM, TPM	Receiver/transmitter parity mode. Selects the type of parity check the receiver/transmitter performs; can be modified on-the-fly. Receive parity errors can be ignored but not disabled. 00 Odd parity. If a transmitter counts an even number of ones in the data word, it sets the parity bit so an odd number is sent. If a receiver receives an even number, a parity error is reported. 01 Low parity (space parity). A transmitter sends a zero in the parity bit position. If a receiver does not read a 0 in the parity bit, a parity error is reported. 10 Even parity. Like odd parity, the transmitter adjusts the parity bit, as necessary, to ensure that the receiver receives an even number of one bits; otherwise, a parity error is reported. 11 High parity (mark parity). The transmitter sends a one in the parity bit position. If the receiver does not read a 1 in the parity bit, a parity error is reported.

21.17 SCC UART Receive Buffer Descriptor (RxBD)

The CPM uses RxBDs to report on each buffer received. The CPM closes the current buffer, generates a maskable interrupt, and starts receiving data into the next buffer after one of the following occurs:

- A user-defined control character is received.
- An error occurs during message processing.
- A full receive buffer is detected.
- A MAX_IDL number of consecutive idle characters is received.

- An ENTER HUNT MODE or CLOSE RXBD command is issued.
- An address character is received in multidrop mode. The address character is written to the next buffer for a software comparison.

Figure 21-7 shows an example of how RxBDs are used in receiving.




Figure 21-7. SCC UART Receiving using RxBDs

Figure 21-8 shows the SCC UART RxBD.




Figure 21-8. SCC UART Receive Buffer Descriptor (RxB D)

Table 21-10 describes RxB D status and control fields.

Table 21-10. SCC UART RxB D Status and Control Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or reception was aborted due to an error. The core can read or write to any fields of this BD. The CPM does not reuse this BD while E = 0. 1 The buffer is not full. The CPM controls this BD and buffer. The core should not modify this BD.
1	—	Reserved, should be cleared.
2	W	Wrap (last buffer descriptor in the BD table). 0 Not the last descriptor in the table. 1 Last descriptor in the table. After this buffer is used, the CPM receives incoming data using the BD pointed to by RBASE. The number of BDs in this table is programable and determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is filled. 1 The CP sets SCCE[RX] when this buffer is completely filled by the CPM, indicating the need for the core to process the buffer. Setting SCCE[RX] causes an interrupt if not masked.
4	C	Control character. 0 This buffer does not contain a control character. 1 The last byte in this buffer matches a user-defined control character.
5	A	Address. 0 The buffer contains only data. 1 For manual multidrop mode, A indicates the first byte of this buffer is an address byte. Software should perform address comparison. In automatic multidrop mode, A indicates the buffer contains a message received immediately after an address matched UADDR1 or UADDR2. The address itself is not written to the buffer but is indicated by the AM bit.
6	CM	Continuous mode. 0 Normal operation. The CPM clears E after this BD is closed. 1 The CPM does not clear E after this BD is closed, allowing the buffer to be overwritten when the CPM accesses this BD again. E is cleared if an error occurs during reception, regardless of CM.
7	ID	Buffer closed on reception of idles. The buffer is closed because a programmable number of consecutive idle sequences (MAX_IDL) was received.
8	AM	Address match. Significant only if the address bit is set and automatic multidrop mode is selected in PSMR[UM]. After an address match, AM identifies which user-defined address character was matched. 0 The address matched the value in UADDR2. 1 The address matched the value in UADDR1.
9	—	Reserved, should be cleared.

Table 21-10. SCC UART RxB D Status and Control Field Descriptions (continued)

Bits	Name	Description
10	BR	Break received. Set when a break sequence is received as data is being received into this buffer.
11	FR	Framing error. Set when a character with a framing error (a character without a stop bit) is received and located in the last byte of this buffer. A new Rx buffer is used to receive subsequent data.
12	PR	Parity error. Set when a character with a parity error is received and located in the last byte of this buffer. A new Rx buffer is used to receive subsequent data.
13	—	Reserved, should be cleared.
14	OV	Overrun. Set when a receiver overrun occurs during reception.
15	CD	Carrier detect lost. Set when the carrier detect signal is negated during reception.

Section 20.2, “SCC Buffer Descriptors (BDs),” describes the data length and buffer pointer fields.

21.18 SCC UART Transmit Buffer Descriptor (TxBD)

The CPM uses BDs to confirm transmission and indicate error conditions so the core knows that buffers have been serviced. Figure 21-9 shows the SCC UART TxBD.




Figure 21-9. SCC UART Transmit Buffer Descriptor (TxBD)

Table 21-11 describes TxBD status and control fields.

Table 21-11. SCC UART TxBD Status and Control Field Descriptions

Bit	Name	Description
0	R	Ready. 0 The buffer is not ready. This BD and buffer can be modified. The CPM automatically clears R after the buffer is sent or an error occurs. 1 The user-prepared buffer is waiting to begin transmission or is being transmitted. Do not modify the BD once R is set.
1	—	Reserved, should be cleared.
2	W	Wrap (last buffer descriptor in TxBD table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM sends data using the BD pointed to by TBASE. The number of TxBDs in this table is determined only by the W bit and space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is processed. 1 SCCE[TX] is set after this buffer is processed by the CPM, which can cause an interrupt.

Table 21-11. SCC UART TxBD Status and Control Field Descriptions (continued)


Bit	Name	Description
4	CR	Clear-to-send report. 0 The next buffer is sent with no delay (assuming it is ready), but if a $\overline{\text{CTS}}$ lost condition occurs, TxBD[CT] may not be set in the correct TxBD or may not be set at all. Asynchronous flow control, however, continues to function normally. 1 Normal $\overline{\text{CTS}}$ lost error reporting and three bits of idle are sent between consecutive buffers.
5	A	Address. Valid only in multidrop mode—automatic or manual. 0 This buffer contains only data. 1 This buffer contains address characters. All data in this buffer is sent as address characters.
6	CM	Continuous mode. 0 Normal operation. The CPM clears R after this BD is closed. 1 The CPM does not clear R after this BD is closed, allowing the buffer to be resent next time the CPM accesses this BD. However, R is cleared by transmission errors, regardless of CM.
7	P	Preamble. 0 No preamble sequence is sent. 1 Before sending data, the controller sends an idle character consisting of all ones. If the data length of this BD is zero, only a preamble is sent.
8	NS	No stop bit or shaved stop bit sent. 0 Normal operation. Stop bits are sent with all characters in this buffer. 1 If PSMR[SYN] = 1, data in this buffer is sent without stop bits. If SYN = 0, the stop bit is shaved, depending on the DSR setting; see Section 21.14, “Fractional Stop Bits (Transmitter).”
9–14	—	Reserved, should be cleared.
15	CT	$\overline{\text{CTS}}$ lost. The CPM writes this status bit after sending the associated buffer. 0 $\overline{\text{CTS}}$ remained asserted during transmission. 1 $\overline{\text{CTS}}$ negated during transmission.

The data length and buffer pointer fields are described in Section 20.2, “SCC Buffer Descriptors (BDs).”

21.19 SCC UART Event Register (SCCE) and Mask Register (SCCM)

The SCC event register (SCCE) is used to report events recognized by the UART channel and to generate interrupts. When an event is recognized, the controller sets the corresponding SCCE bit. Interrupts can be masked in the UART mask register (SCCM), which has the same format as SCCE. Setting a mask bit enables the corresponding SCCE interrupt; clearing a bit masks it. Figure 21-10 shows example interrupts that can be generated by the SCC UART controller.

SCC UART Mode




Notes:

1. The first RX event assumes Rx buffers are 6 bytes each.
2. The second IDL event occurs after an all-ones character is received.
3. The second RX event position is programmable based on the MAX_IDL value.
4. The BRKS event occurs after the first break character is received.
5. The CD event must be programmed in the port C parallel I/O, not in the SCC itself.

Legend:

■ A receive control character defined not to be stored in the Rx buffer.



Notes:

1. TX event assumes all seven characters were put into a single buffer and TxBD[CR]=1.
2. The CTS event must be programmed in the port C parallel I/O, not in the SCC itself.

Figure 21-10. SCC UART Interrupt Event Example

SCCE bits are cleared by writing ones; writing zeros has no effect. Unmasked bits must be cleared before the CPM clears an internal interrupt request. [Figure 21-11](#) shows SCCE/SCCM for UART operation.

	0	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—					AB	IDL	GRA	BRKE	BRKS	—	CCR	BSY	TX	RX
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4) 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)														

Figure 21-11. SCC UART Event Register (SCCE) and Mask Register (SCCM)

[Table 21-12](#) describes SCCE fields for UART mode.

Table 21-12. SCCE/SCCM Field Descriptions for UART Mode ¹

Bit	Name	Description
0–5	—	Reserved, should be cleared. Refer to note 1 below.
6	AB	Autobaud. Set when an autobaud lock is detected. The core should rewrite the baud rate generator with the precise divider value. See Chapter 17, “Baud-Rate Generators (BRGs)” .
7	IDL	Idle sequence status changed. Set when the channel detects a change in the serial line. The line’s real-time status can be read in SCCS[ID]. Idle is entered when a character of all ones is received; it is exited when a zero is received.
8	GRA	Graceful stop complete. Set as soon as the transmitter finishes any buffer in progress after a GRACEFUL STOP TRANSMIT command is issued. It is set immediately if no buffer is in progress.
9	BRKE	Break end. Set when an idle bit is received after a break sequence.
10	BRKS	Break start. Set when the first character of a break sequence is received. Multiple BRKS events are not received if a long break sequence is received.
11	—	Reserved, should be cleared. Refer to note 1 below.
12	CCR	Control character received and rejected. Set when a control character is recognized and stored in the receive control character register RCCR.
13	BSY	Busy. Set when a character is received and discarded due to a lack of buffers. In multidrop mode, the receiver automatically enters hunt mode; otherwise, reception continues when a buffer is available. The latest point that an RxB D can be changed to empty and guarantee avoiding the busy condition is the middle of the stop bit of the first character to be stored in that buffer.
14	TX	Tx event. Set when a buffer is sent. If TxBD[CR] = 1, TX is set no sooner than when the last stop bit of the last character in the buffer begins transmission. If TxBD[CR] = 0, TX is set after the last character is written to the Tx FIFO. TX also represents a $\overline{\text{CTS}}$ lost error; check TxBD[CT].
15	RX	Rx event. Set when a buffer is received, which is no sooner than the middle of the first stop bit of the character that caused the buffer to close. Also represents a general receiver error (overrun, $\overline{\text{CD}}$ lost, parity, idle sequence, and framing errors); the RxB D status and control fields indicate the specific error.

¹ Reserved bits in the SCCE should not be masked in the SCCM register.

21.20 SCC UART Status Register (SCCS)

The SCC UART status register (SCCS), shown in [Figure 21-12](#), monitors the real-time status of RXD.

Field	—	ID
Reset	0000_0000_0000_0000	
R/W	R	
Addr	0x0x11A17 (SCCS1); 0x0x11A37 (SCCS2); 0x0x11A57 (SCCS3); 0x0x11A77 (SCCS4)	

Figure 21-12. SCC Status Register for UART Mode (SCCS)

[Table 21-13](#) describes UART SCCS fields.

Table 21-13. UART SCCS Field Descriptions

Bits	Name	Description
0–6	—	Reserved, should be cleared.
7	ID	Idle status. Set when RXD has been a logic one for at least a full character time. 0 The line is not idle. 1 The line is idle.

21.21 SCC UART Programming Example

The following initialization sequence is for the 9,600 baud, 8 data bits, no parity, and stop bit of an SCC in UART mode assuming a 66-MHz system frequency. BRG1 and SCC2 are used. The controller is configured with $\overline{\text{RTS2}}$, $\overline{\text{CTS2}}$, and $\overline{\text{CD2}}$ active; $\overline{\text{CTS2}}$ acts as an automatic flow-control signal.

1. Configure port D pins to enable TXD2 and RXD2. Set PPARD[27,28] and PDIRD[27] and clear PDIRD[28] and PSORD[27,28].
2. Configure ports C and D pins to enable $\overline{\text{RTS2}}$, $\overline{\text{CTS2}}$ and $\overline{\text{CD2}}$. Set PPARD[26], PPARC[12,13] and PDIRD[26] and clear PDIRC[12,13], PSORC[12,13] and PSORD[26].
3. Configure BRG1. Write BRGC1 with 0x0001_035A. The DIV16 bit is not used and the divider is 429 (decimal). The resulting BRG1 clock is 16× the preferred bit rate.
4. Connect BRG1 to SCC2 using the CPM mux. Clear CMXSCR[RS2CS,TS2CS].
5. Connect the SCC2 to the NMSI. Clear CMXSCR[SC2].
6. Write RBASE and TBASE in the SCC2 parameter RAM to point to the RxBd and TxBD tables in dual-port RAM. Assuming one RxBd at the start of dual-port RAM followed by one TxBD, write RBASE with 0x0000 and TBASE with 0x0008.
7. Write 0x04A1_0000 to CPCR to execute the INIT RX AND TX PARAMS command for SCC2. This command updates RBPTR and TBPTR of the serial channel with the new values of RBASE and TBASE.
8. Write RFCR with 0x10 and TFCR with 0x10 for normal operation.
9. Write MRBLR with the maximum number of bytes per Rx buffer. For this case, assume 16 bytes, so MRBLR = 0x0010.
10. Write MAX_IDL with 0x0000 in the parameter RAM to disable the maximum idle functionality for this example.
11. Set BRKCR to 0x0001 so STOP TRANSMIT commands send only one break character.
12. Clear PAREC, FRMEC, NOSEC, and BRKEC in parameter RAM.
13. Clear UADDR1 and UADDR2. They are not used.
14. Clear TOSEQ. It is not used.
15. Write CHARACTER1–8 with 0x8000. They are not used.
16. Write RCCM with 0xC0FF. It is not used.
17. Initialize the RxBd. Assume the Rx buffer is at 0x0000_1000 in main memory. Write 0xB000 to the RxBd[Status and Control], 0x0000 to RxBd[Data Length] (optional), and 0x0000_1000 to RxBd[Buffer Pointer].

18. Initialize the TxBD. Assume the buffer is at 0x0000_2000 in main memory and contains sixteen 8-bit characters. Write 0xB000 to the TxBD[Status and Control], 0x0010 to TxBD[Data Length], and 0x00002000 to TxBD[Buffer Pointer].
19. Write 0xFFFF to SCCE2 to clear any previous events.
20. Write 0x0003 to SCCM2 to allow the TX and RX interrupts.
21. Write 0x0040_0000 to the SIMR_L so SCC2 can generate a system interrupt. Initialize SIPNR_L by writing 0xFFFF_FFFF to it.
22. Write 0x0000_0020 to GSMR_H2 to configure a small Rx FIFO width.
23. Write 0x0002_8004 to GSMR_L2 to configure 16× sampling for transmit and receive, $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ to automatically control transmission and reception (DIAG bits), and the SCC for UART mode. Notice that the transmitter (ENT) and receiver (ENR) have not been enabled yet.
24. Set PSMR2 to 0xB000 to configure automatic flow control using $\overline{\text{CTS}}$, 8-bit characters, no parity, 1 stop bit, and asynchronous SCC UART operation.
25. Write 0x0002_8034 to GSMR_L2 to enable the transmitter and receiver. This ensures that ENT and ENR are enabled last.

NOTE

After 16 bytes are sent, the transmit buffer is closed. Additionally, the receive buffer is closed after 16 bytes are received. Data received after 16 bytes causes a busy (out-of-buffers) condition because only one RxB D is prepared.

21.22 S-Records Loader Application

This section describes a downloading application that uses an SCC UART controller. The application performs S-record downloads and uploads between a host computer and an intelligent peripheral through a serial asynchronous line. S-records are strings of ASCII characters that begin with ‘S’ and end in an end-of-line character. This characteristic is used to impose a message structure on the communication between the devices. For flow control, each device can transmit XON and XOFF characters, which are not part of the program being uploaded or downloaded.

For simplicity, assume that the line is not multidrop (no addresses are sent) and that each S-record fits into a single buffer. Follow the basic UART initialization sequence above in [Section 21.21, “SCC UART Programming Example,”](#) except allow for more and larger buffers and create the control character table as described in [Table 21-14](#).

Table 21-14. UART Control Characters for S-Records Example

Character	Description
Line Feed	Both the E and R bits should be cleared. When an end-of-line character is received, the current buffer is closed and made available to the core for processing. This buffer contains an entire S record that the processor can now check and copy to memory or disk as required.

Table 21-14. UART Control Characters for S-Records Example (continued)

Character	Description
XOFF	E should be cleared; R should be set. Whenever the core receives a control-character-received (CCR) interrupt and the RCCR contains XOFF, the software should immediately stop transmitting by setting PSMR[FRZ]. This keeps the other station from losing data when it runs out of Rx buffers.
XON	XON should be received after XOFF. E should be cleared and R should be set. PSMR[FRZ] on the transmitter should now be cleared. The CPM automatically resumes transmission of the serial line at the point at which it was previously stopped. Like XOFF, the XON character is not stored in the receive buffer.

To receive S-records, the core must wait for an RX interrupt, indicating that a complete S-record buffer was received. Transmission requires assembling S-records into buffers and linking them to the TxBD table; transmission can be paused when an XOFF character is received. This scheme minimizes the number of interrupts the core receives (one per S-record) and relieves it from continually scanning for control characters.

Chapter 22

SCC HDLC Mode

High-level data link control (HDLC) is one of the most common protocols in the data link layer, layer 2 of the OSI model. Many other common layer 2 protocols, such as SDLC, SS#7, AppleTalk, LAPB, and LAPD, are based on HDLC and its framing structure in particular. [Figure 22-1](#) shows the HDLC framing structure.

HDLC uses a zero insertion/deletion process (bit-stuffing) to ensure that a data bit pattern matching the delimiter flag does not occur in a field between flags. The HDLC frame is synchronous and relies on the physical layer for clocking and synchronization of the transmitter/receiver.

An address field is needed to carry the frame's destination address because the layer 2 frame can be sent over point-to-point links, broadcast networks, packet-switched or circuit-switched systems. An address field is commonly 0, 8, or 16 bits, depending on the data link layer protocol. SDLC and LAPB use an 8-bit address. SS#7 has no address field because it is always used in point-to-point signaling links. LAPD divides its 16-bit address into different fields to specify various access points within one device. LAPD also defines a broadcast address. Some HDLC-type protocols permit addressing beyond 16 bits.

The 8- or 16-bit control field provides a flow control number and defines the frame type (control or data). The exact use and structure of this field depends on the protocol using the frame. The length of the data in the data field depends on the frame protocol. Layer 3 frames are carried in this data field. Error control is implemented by appending a cyclic redundancy check (CRC) to the frame, which in most protocols is 16 bits long but can be as long as 32 bits. In HDLC, the lsb of each octet is sent first; the msb of the CRC is sent first.

HDLC mode is selected for an SCC by writing `GSMR_L[MODE] = 0b0000`. In a nonmultiplexed modem interface, SCC outputs connect directly to external pins. Modem signals can be supported through port C. The Rx and Tx clocks can be supplied from either the bank of baud rate generators, by the DPLL, or externally. An SCC can also be connected through the TDM channels of the serial interface (SI). In HDLC mode, an SCC becomes an HDLC controller, and consists of separate transmit and receive sections whose operations are asynchronous with the core and can either be synchronous or asynchronous with respect to other SCCs.

22.1 SCC HDLC Features

The main features of an SCC in HDLC mode are follows:

- Flexible buffers with multiple buffers per frame
- Separate interrupts for frames and buffers (Rx and Tx)
- Received-frames threshold to reduce interrupt overhead
- Can be used with the SCC DPLL

- Four address comparison registers with mask
- Maintenance of five 16-bit error counters
- Flag/abort/idle generation and detection
- Zero insertion/deletion
- 16- or 32-bit CRC-CCITT generation and checking
- Detection of nonoctet aligned frames
- Detection of frames that are too long
- Programmable flags (0–15) between successive frames
- Automatic retransmission in case of collision

22.2 SCC HDLC Channel Frame Transmission

The HDLC transmitter is designed to work with little or no core intervention. Once enabled by the core, a transmitter starts sending flags or idles as programmed in the HDLC mode register (PSMR). The HDLC polls the first BD in the TxBD table. When there is a frame to transmit, the SCC fetches the data (address, control, and information) from the first buffer and starts sending the frame after inserting the minimum number of flags specified between frames. When the end of the current buffer is reached and TxBD[L] (last buffer in frame) is set, the SCC appends the CRC and closing flag. In HDLC mode, the lsb of each octet and the msb of the CRC are sent first. [Figure 22-1](#) shows a typical HDLC frame.

Opening Flag	Address	Control	Information (Optional)	CRC	Closing Flag
8 bits	16 bits	8 bits	8n bits	16 bits	8 bits

Figure 22-1. HDLC Framing Structure

After a closing flag is sent, the SCC updates the frame status bits of the BD and clears TxBD[R] (buffer ready). At the end of the current buffer, if TxBD[L] is not set (multiple buffers per frame), only TxBD[R] is cleared. Before the SCC proceeds to the next TxBD in the table, an interrupt can be issued if TxBD[I] is set. This interrupt programmability allows the core to intervene after each buffer, after a specific buffer, or after each frame.

The STOP TRANSMIT command can be used to expedite critical data ahead of previously linked buffers or to support efficient error handling. When the SCC receives a STOP TRANSMIT command, it sends idles or flags instead of the current frame until it receives a RESTART TRANSMIT command. The GRACEFUL STOP TRANSMIT command can be used to insert a high-priority frame without aborting the current one—a graceful-stop-complete event is generated in SCCE[GRA] when the current frame is finished. See [Section 22.6, “SCC HDLC Commands.”](#)

22.3 SCC HDLC Channel Frame Reception

The HDLC receiver is designed to work with little or no core intervention to perform address recognition, CRC checking, and maximum frame length checking. Received frames can be used to implement any HDLC-based protocol.

Once enabled by the core, the receiver waits for an opening flag character. When it detects the first byte of the frame, the SCC compares the frame address with four user-programmable, 16-bit address registers

and an address mask. The SCC compares the received address field with the user-defined values after masking with the address mask. To detect broadcast (all ones) address frames, one address register must be written with all ones.

If an address match is detected, the SCC fetches the next BD and SCC starts transferring the incoming frame to the buffer if it is empty. When the buffer is full, the SCC clears RxBD[E] and generates a maskable interrupt if RxBD[I] is set. If the incoming frame is larger than the current buffer, the SCC continues receiving using the next BD in the table.

During reception, the SCC checks for frames that are too long (using MFLR). When the frame ends, the CRC field is checked against the recalculated value and written to the buffer. RxBD[Data Length] of the last BD in the HDLC frame contains the entire frame length. This also enables software to identify the frames in which the maximum frame length violations occur. The SCC sets RxBD[L] (last buffer in frame), writes the frame status bits, and clears RxBD[E]. It then generates a maskable event (SCCE[RXF]) to indicate a frame was received. The SCC then waits for a new frame. Back-to-back frames can be received with only one shared flag between frames.

The received frames threshold parameter (RFTHR) can be used to postpone interrupts until a specified number of frames is received. This function can be combined with a timer to implement a timeout if fewer than the specified number of threshold frames is received.

Note that SCCs in HDLC mode, or any other synchronous mode, must receive a minimum of eight clocks after the last bit arrives to account for Rx FIFO delay.

22.4 SCC HDLC Parameter RAM

For HDLC mode, the protocol-specific area of the SCC parameter RAM is mapped as in [Table 22-1](#).

Table 22-1. HDLC-Specific SCC Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x30	—	Word	Reserved
0x34	C_MASK	Word	CRC mask. For the 16-bit CRC-CCITT, initialize with 0x0000_F0B8. For 32-bit CRC-CCITT, initialize with 0xDEBB_20E3.
0x38	C_PRES	Word	CRC preset. For the 16-bit CRC-CCITT, initialize with 0x0000_FFFF. For 32-bit CRC-CCITT, initialize with 0xFFFF_FFFF.
0x3C	DISFC	Hword	Modulo 2 ¹⁶ counters maintained by the CP. Initialize them while the channel is disabled. DISFC (Discarded frame counter) Counts error-free frames discarded due to lack of free buffers.
0x3E	CRCEC	Hword	
0x40	ABTSC	Hword	CRCEC (CRC error counter) Includes frames not addressed to the user or frames received in the BSY condition, but does not include overrun errors. ABTSC (Abort sequence counter)
0x42	NMARC	Hword	
0x44	RETRC	Hword	NMARC (Nonmatching address received counter) Includes error-free frames only. RETRC (Frame retransmission counter) Counts number of frames resent due to collision.

Table 22-1. HDLC-Specific SCC Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x46	MFLR	Hword	Max frame length register. The HDLC compares the incoming HDLC frame's length with the user-defined limit in MFLR. If the limit is exceeded, the rest of the frame is discarded and RxB[LG] is set in the last BD of that frame. At the end of the frame the SCC reports frame status and frame length in the last RxB. The MFLR is defined as all in-frame bytes between the opening and closing flags.
0x48	MAX_CNT	Hword	Maximum length counter. A temporary down-counter used to track frame length.
0x4A	RFTHR	Hword	Received frames threshold. Used to reduce potential interrupt overhead when each in a series of short HDLC frames causes an SCCE[RXF] event. Setting RFTHR determines the frequency of RXF interrupts, which occur only when the RFTHR limit is reached. Provide enough empty RxBs for the number of frames specified in RFTHR.
0x4C	RFCNT	Hword	Received frames count. RFCNT is a down-counter used to implement RFTHR.
0x4E	HMASK	Hword	Mask register (HMASK) and four address registers (HADDR _n) for address recognition. The SCC reads the frame address from the HDLC receiver, compares it with the HADDRs, and masks the result with HMASK. Setting an HMASK bit enables the corresponding comparison bit, clearing a bit masks it. When a match occurs, the frame address and data are written to the buffers. When no match occurs and a frame is error-free, the nonmatching address received counter (NMARC) is incremented. The eight low-order bits of HADDR _n should contain the first address byte after the opening flag. For example, to recognize a frame that begins 0x7E (flag), 0x68, 0xAA, using 16-bit address recognition, HADDR _n should contain 0xAA68 and HMASK should contain 0xFFFF. For 8-bit addresses, clear the eight high-order HMASK bits. See Figure 22-2 .
0x50	HADDR1	Hword	
0x52	HADDR2	Hword	
0x54	HADDR3	Hword	
0x56	HADDR4	Hword	
0x58	TMP	Hword	Temporary storage.
0x5A	TMP_MB	Hword	Temporary storage.

¹ From SCC base. See [Section 20.3.1, "SCC Base Addresses."](#)

[Figure 22-2](#) shows 16- and 8-bit address recognition.




Figure 22-2. HDLC Address Recognition

22.5 Programming the SCC in HDLC Mode

HDLC mode is selected for an SCC by writing `GSMR_L[MODE] = 0b0000`. The HDLC controller uses the same buffer and BD data structure as other modes and supports multibuffer operation and

address comparisons. Receive errors are reported through the RxBD; transmit errors are reported through the TxBD.

22.6 SCC HDLC Commands

The transmit and receive commands are issued to the CP command register (CPCR). Transmit commands are described in [Table 22-2](#).

Table 22-2. Transmit Commands

Command	Description
STOP TRANSMIT	After a hardware or software reset and a channel is enabled in the GSMR, the transmitter starts polling the first BD in the TxBD table every 64 Tx clocks, or immediately if TODR[TOD] = 1, and begins sending data if TxBD[R] is set. If the SCC receives the STOP TRANSMIT command while not transmitting, the transmitter stops polling the BDs. If the SCC receives the command during transmission, transmission is aborted after a maximum of 64 additional bits, the Tx FIFO is flushed, and the current BD pointer TBPTR is not advanced (no new BD is accessed). The transmitter then sends an abort sequence (0x7F) and stops polling the BDs. When not transmitting, the channel sends flags or idles as programmed in the GSMR. Note that if PSMR[MFF] = 1, multiple small frames could be flushed from the Tx FIFO; a GRACEFUL STOP TRANSMIT command prevents this.
GRACEFUL STOP TRANSMIT	Stops transmission smoothly. Unlike a STOP TRANSMIT command, it stops transmission after the current frame is finished or immediately if no frame is being sent. SCCE[GRA] is set when transmission stops. HDLC Tx parameters and Tx BDs can then be updated. TBPTR points to the next TxBD. Transmission begins once TxBD[R] of the next BD is set and a RESTART TRANSMIT command is issued.
RESTART TRANSMIT	Enables frames to be sent on the transmit channel. The HDLC controller expects this command after a STOP TRANSMIT is issued and the channel in its GSMR is disabled, after a GRACEFUL STOP TRANSMIT command, or after a transmitter error. The transmitter resumes from the current BD.
INIT TX PARAMETERS	Resets the Tx parameters in the parameter RAM. Issue only when the transmitter is disabled. INIT TX AND RX PARAMETERS resets both Tx and Rx parameters.

Receive commands are described in [Table 22-3](#).

Table 22-3. Receive Commands

Command	Description
ENTER HUNT MODE	After a hardware or software reset, once an SCC is enabled in the GSMR, the receiver is automatically enabled and uses the first BD in the RxBD table. While the SCC is looking for the beginning of a frame, that SCC is in hunt mode. The ENTER HUNT MODE command is used to force the HDLC receiver to stop receiving the current frame and enter hunt mode, in which the HDLC continually scans the input data stream for a flag sequence. After receiving the command, the buffer is closed and the CRC is reset. Further frame reception uses the next BD.
CLOSE RXBD	Should not be used in the HDLC protocol.
INIT RX PARAMETERS	Resets the Rx parameters in the parameter RAM.; issue only when the receiver is disabled. Note that INIT TX AND RX PARAMETERS resets both Tx and Rx parameters.

22.7 Handling Errors in the SCC HDLC Controller

The SCC HDLC controller reports frame reception and transmission errors using BDs, error counters, and the SCCE. Transmission errors are described in [Table 22-4](#).

Table 22-4. Transmit Errors

Error	Description
Transmitter Underrun	The channel stops transmitting, closes the buffer, sets TxBD[UN], and generates a TXE interrupt if not masked. Transmission resumes when a RESTART TRANSMIT command is issued. The SCC send and receive FIFOs are 32 bytes each.
$\overline{\text{CTS}}$ Lost during Frame Transmission	The channel stops transmitting, closes the buffer, sets TxBD[CT], and generates the TXE interrupt if not masked. Transmission resumes after a RESTART TRANSMIT command. If this error occurs on the first or second buffer of the frame and PSMR[RTE] = 1, the channel resends the frame when $\overline{\text{CTS}}$ is reasserted and no error is reported. If collisions are possible, to ensure proper retransmission of multi-buffer frames, the first two buffers of each frame should in total contain more than 36 bytes for SCC or 20 bytes for SCC. The channel also increments the retransmission counter RETRC in the parameter RAM.

Reception errors are described in [Table 22-5](#).

Table 22-5. Receive Errors

Error	Description												
Overrun	Each SCC maintains an internal FIFO for receiving data. The CP begins programming the SDMA channel (if the buffer is in external memory) and updating the CRC when a full or partial FIFO's worth of data (according to GSMR_H[RFW]) is received in the Rx FIFO. When an Rx FIFO overrun occurs, the previous byte is overwritten by the next byte. The previous data byte and the frame status are lost. The channel closes the buffer with RxBd[OV] set and generates an RXF interrupt if not masked. The receiver then enters hunt mode. Even if an overrun occurs during a frame whose address is not recognized, an RxBd with data length two is opened to report the overrun and the interrupt is generated.												
$\overline{\text{CD}}$ Lost during Frame Reception	Highest priority error. The channel stops frame reception, closes the buffer, sets RxBd[CD], and generates the RXF interrupt if not masked. The rest of the frame is lost and other errors are not checked in that frame. At this point, the receiver enters hunt mode.												
Abort Sequence	Occurs when seven or more consecutive ones are received. When this occurs while receiving a frame, the channel closes the buffer, sets RxBd[AB] and generates a maskable RXF interrupt. The channel also increments the abort sequence counter ABTSC. The CRC and nonoctet error status conditions are not checked on aborted frames. The receiver then enters hunt mode.												
Nonoctet Aligned Frame	The channel writes the received data to the buffer, closes the buffer, sets RxBd[NO], and generates a maskable RXF interrupt. CRC error status should be disregarded on nonoctet frames. After a nonoctet aligned frame is received, the receiver enters hunt mode. An immediate back-to-back frame is still received. The nonoctet data may be derived from the last word in the buffer as follows: <div style="text-align: center; margin: 10px 0;"> <table border="1" style="margin: auto;"> <tr> <td style="text-align: left;">msb</td> <td colspan="2"></td> <td style="text-align: right;">lsb</td> </tr> <tr> <td></td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> <tr> <td></td> <td colspan="2" style="text-align: center;">Valid Data</td> <td style="text-align: center;">Nonvalid Data</td> </tr> </table> <p>Note: If buffer swapping is used (RFCR[BO] = 0b0x), the figure above refers to the last byte, rather than the last word, of the buffer. The lsb of each octet is sent first while the msb of the CRC is sent first.</p> </div>	msb			lsb		1	0	0		Valid Data		Nonvalid Data
msb			lsb										
	1	0	0										
	Valid Data		Nonvalid Data										
CRC	The channel writes the received CRC to the buffer, closes the buffer, sets RxBd[CR], generates a maskable RXF interrupt, and increments the CRC error counter CRCEC. After receiving a frame with a CRC error, the receiver enters hunt mode. An immediate back-to-back frame is still received. CRC checking cannot be disabled, but the CRC error can be ignored if checking is not required.												

22.8 HDLC Mode Register (PSMR)

The protocol-specific mode register (PSMR), shown in [Figure 22-3](#), functions as the HDLC mode register.

	0	3	4	5	6	7	8	9	10	11	12	13	15
Field	NOF			CRC		RTE	—	FSE	DRT	BUS	BRM	MFF	—
Reset	0												
R/W	R/W												
Addr	0x0x11A08 (PSMR1); 0x0x11A28 (PSMR2); 0x0x11A48 (PSMR3); 0x0x11A68 (PSMR4)												

Figure 22-3. HDLC Mode Register (PSMR)

[Table 22-6](#) describes PSMR HDLC fields.

Table 22-6. PSMR HDLC Field Descriptions

Bits	Name	Description
0-3	NOF	Number of flags. Minimum number of flags between or before frames. If NOF = 0b0000, no flags are inserted between frames and the closing flag of one frame is followed by the opening flag of the next frame in the case of back-to-back frames. NOF can be modified on-the-fly.
4-5	CRC	CRC selection. 00 16-bit CCITT-CRC (HDLC). $X^{16} + X^{12} + X^5 + 1$. x1 Reserved. 10 32-bit CCITT-CRC (Ethernet and HDLC). $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X^1 + 1$.
6	RTE	Retransmit enable. 0 No retransmission. 1 Automatic frame retransmission is enabled. Particularly useful in the HDLC bus protocol and ISDN applications where multiple HDLC controllers can collide. Note that retransmission occurs only if a lost \overline{CTS} occurs on the first or second buffer of the frame.
7	—	Reserved, should be cleared.
8	FSE	Flag sharing enable. FSE can be set only if $GSMR_H[RTSM]$ is already set. Can be modified on-the-fly. 0 Normal operation. 1 If $NOF[0-3] = 0b0000$, a single shared flag is sent between back-to-back frames. Other values of $NOF[0-3]$ are decremented by 1. Useful in signaling system #7 applications.
9	DRT	Disable receiver while transmitting. 0 Normal operation. 1 As the SCC sends data, the receiver is disabled and gated by the internal \overline{RTS} . This helps if the HDLC channel is on a multidrop line and the SCC does not need to receive its own transmission. Note: If $DRT = 1$, $GSMR_H[CDS]$ should be cleared unless both of the following are true: the same clock is used for $TCLK$ and $RCLK$, and CTS either has synchronous timing or is always asserted.
10	BUS	HDLC bus mode. 0 Normal HDLC operation. 1 HDLC bus operation is selected. See Section 22.15 , “HDLC Bus Mode with Collision Detection.”

Table 22-6. PSMR HDLC Field Descriptions (continued)

Bits	Name	Description
11	BRM	HDLC bus \overline{RTS} mode. Valid only if BUS = 1. Otherwise, it is ignored. 0 Normal \overline{RTS} operation during HDLC bus mode. \overline{RTS} is asserted on the first bit of the Tx frame and negated after the first collision bit is received. 1 Special \overline{RTS} operation during HDLC bus mode. \overline{RTS} is delayed by one bit with respect to the normal case, which helps when the HDLC bus protocol is being run locally and sent over a long-distance line at the same time. The one-bit delay allows \overline{RTS} to be used to enable the transmission line buffers so that the electrical effects of collisions are not sent over the transmission line.
12	MFF	Multiple frames in Tx FIFO. The receiver is not affected. 0 Normal operation. The Tx FIFO must never contain more than one HDLC frame. The \overline{CTS} lost status is reported accurately on a per-frame basis. 1 The Tx FIFO can hold multiple frames, but lost \overline{CTS} may not be reported on the buffer/frame it occurred on. This can improve performance of HDLC transmissions of small back-to-back frames or when the number of flags between frames should be limited.
13–15	—	Reserved, should be cleared.

22.9 SCC HDLC Receive Buffer Descriptor (RxBd)

The CP uses the RxBd, shown in [Figure 22-4](#), to report on data received for each buffer.




Figure 22-4. SCC HDLC Receive Buffer Descriptor (RxBd)

[Table 22-7](#) describes HDLC RxBd status and control fields.

Table 22-7. SCC HDLC RxBd Status and Control Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or reception stopped because of an error. The core can read or write to any fields of this RxBd. The CP does not use this BD while E = 0. 1 The buffer is not full. The CP controls the BD and buffer. The core should not update the BD.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in the RxBd table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data using the BD pointed to by RBASE. The number of BDs in this table are programmable and determined only by RxBd[W] and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 SCCE[RXB] is not set after this buffer is used; SCCE[RXF] is unaffected. 1 SCCE[RXB] or SCCE[RXF] is set when the SCC uses this buffer.

Table 22-7. SCC HDLC RxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
4	L	Last buffer in frame. 0 Not the last buffer in frame. 1 Last buffer in frame. Indicates reception of a closing flag or an error, in which case one or more of the CD, OV, AB, and LG bits are set. The SCC writes the number of frame octets to the data length field.
5	F	First in frame. 0 Not the first buffer in a frame. 1 First buffer in a frame.
6	CM	Continuous mode. Note that RxBD[E] is cleared if an error occurs during reception, regardless of CM. 0 Normal operation. 1 RxBD[E] is not cleared by the CP after this BD is closed, allowing the associated buffer to be overwritten next time the CP accesses it.
7	—	Reserved, should be cleared.
8	DE	DPLL error. Set when a DPLL error occurs while this buffer is being received. DE is also set due to a missing transition when using decoding modes in which a transition is required for every bit. Note that when a DPLL error occurs, the frame closes and error checking halts.
9	—	Reserved, should be cleared.
10	LG	Rx frame length violation. Set when a frame larger than the maximum defined for this channel is recognized. Only the maximum-allowed number of bytes (MFLR) is written to the buffer. This event is not reported until the buffer is closed, SCCE[RXF] is set, and the closing flag is received. The total number of bytes received between flags is still written to the data length field.
11	NO	Rx nonoctet aligned frame. Set when a received frame contains a number of bits not divisible by eight.
12	AB	Rx abort sequence. Set when at least seven consecutive ones are received during frame reception.
13	CR	Rx CRC error. Set when a frame contains a CRC error. CRC bytes received are always written to the Rx buffer.
14	OV	Overflow. Set when a receiver overrun occurs during frame reception.
15	CD	Carrier detect lost (NMSI mode only). Set when \overline{CD} is negated during frame reception.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) Because HDLC is a frame-based protocol, RxBD[Data Length] of the last buffer of a frame contains the total number of frame bytes, including the 2 or 4 bytes for CRC. [Figure 22-5](#) shows an example of how RxBDs are used in receiving.




Figure 22-5. SCC HDLC Receiving Using RxBDs

22.10 SCC HDLC Transmit Buffer Descriptor (TxBD)

The CP uses the TxBD, shown in Figure 22-6, to confirm transmissions and indicate error conditions.




Figure 22-6. SCC HDLC Transmit Buffer Descriptor (TxBD)

Table 22-8 describes HDLC TxBD status and control fields.

Table 22-8. SCC HDLC TxBD Status and Control Field Descriptions

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready for transmission. Both the buffer and the BD can be updated. The CP clears R after the buffer is sent or an error is encountered. 1 The buffer has not been sent or is being sent and the BD cannot be updated.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in TxBD table). 0 Not the last BD in the table. 1 Last BD in the BD table. After this buffer is used, the CP sends data using the BD pointed to by TBASE. The number of TxBDs in this table is determined by TxBD[W] and the space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is processed. 1 SCCE[TXB] or SCCE[TXE] is set when this buffer is processed, causing interrupts if not masked.
4	L	Last. 0 Not the last buffer in the frame. 1 Last buffer in the frame.
5	TC	Tx CRC. Valid only when TxBD[L] = 1. Otherwise, it is ignored. 0 Transmit the closing flag after the last data byte. This setting can be used to send a bad CRC after the data for testing purposes. 1 Transmit the CRC sequence after the last data byte.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear TxBD[R] after this BD is closed allowing the buffer to be resent the next time the CP accesses this BD. However, TxBD[R] is cleared if an error occurs during transmission, regardless of CM.
7–13	—	Reserved, should be cleared.
14	UN	Underrun. Set after the SCC sends a buffer and a transmitter underrun occurred.
15	CT	$\overline{\text{CTS}}$ lost. Indicates when $\overline{\text{CTS}}$ in NMSI mode or layer 1 grant is lost in GCI or IDL mode during frame transmission. If data from more than one buffer is currently in the FIFO when this error occurs, the HDLC writes CT in the current BD after sending the buffer.

The data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#)

22.11 HDLC Event Register (SCCE)/HDLC Mask Register (SCCM)

The SCC event register (SCCE) is used as the HDLC event register to report events recognized by the HDLC channel and to generate interrupts. When an event is recognized, the SCC sets the corresponding SCCE bit. Interrupts generated through SCCE can be masked in the SCC mask register (SCCM) which has the same bit format as the SCCE. Setting an SCCM bit enables the corresponding interrupt; clearing a bit masks it. SCCE bits are cleared by writing ones; writing zeros has no effect. All unmasked bits must be cleared before the CP clears the internal interrupt request. [Figure 22-7](#) shows SCCE/SCCM for HDLC operation.

	0	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—				DCC	FLG	IDL	GRA	—		TXE	RXF	BSY	TXB	RXB
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4) 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)														

Figure 22-7. HDLC Event Register (SCCE)/HDLC Mask Register (SCCM)

[Table 22-9](#) describes SCCE/SCCM fields.

Table 22-9. SCCE/SCCM Field Descriptions ¹


Bits	Name	Description
0–4	—	Reserved, should be cleared. Refer to note 1 below.
5	DCC	DPLL carrier sense changed. Set when the carrier sense status generated by the DPLL changes. Real-time status can be read in SCCS[CS]. This is not the \overline{CD} status reported in port C. Valid only when the DPLL is used.
6	FLG	Flag status. Set when the SCC stops or starts receiving HDLC flags. Real-time status can be read in SCCS[FG].
7	IDL	Idle sequence status changed. Set when HDLC line status changes. Real-time status of the line can be read in SCCS[ID].
8	GRA	Graceful stop complete. A GRACEFUL STOP TRANSMIT command completed execution. Set as soon as the transmitter has sent a frame in progress when the command was issued. Set immediately if no frame was in progress when the command was issued.
9–10	—	Reserved, should be cleared. Refer to note 1 below.
11	TXE	Tx error. Indicates an error (\overline{CTS} lost or underrun) has occurred on the transmitter channel.
12	RXF	Rx frame. Set when the number of receive frames specified in RFTHR are received on the HDLC channel. It is set no sooner than two clocks after the last bit of the closing flag is received. This event is not maskable via the RxBD[I] bit.
13	BSY	Busy condition. Indicates a frame arrived but was discarded due to a lack of buffers.

Table 22-9. SCCE/SCCM Field Descriptions (continued)¹


Bits	Name	Description
14	TXB	Transmit buffer. Enabled by setting TxBD[I]. TXB is set when a buffer is sent on the HDLC channel. For the last buffer in the frame, TXB is not set before the last bit of the closing flag begins its transmission; otherwise, it is set after the last byte of the buffer is written to the Tx FIFO.
15	RXB	Receive buffer. Enabled by setting RxBD[I]. RXB is set when the HDLC channel receives a buffer that is not the last in a frame.

¹ Reserved bits in the SCCE should not be masked in the SCCM register.

Figure 22-8 shows interrupts that can be generated using the HDLC protocol.



- NOTES:
1. RXB event assumes receive buffers are 6 bytes each.
 2. The second IDL event occurs after 15 ones are received in a row.
 3. The FLG interrupts show the beginning and end of flag reception.
 4. The FLG interrupt at the end of the frame may precede the RXF interrupt due to receive FIFO latency.
 5. The CD event must be programmed in the port C parallel I/O, not in the SCC itself.
 6. F = flag, A = address byte, C = control byte, I = information byte, and CR = CRC byte



- NOTES:
1. TXB event shown assumes all three bytes were put into a single buffer.
 2. Example shows one additional opening flag. This is programmable.
 3. The CTS event must be programmed in the port C parallel I/O, not in the SCC itself.

Figure 22-8. SCC HDLC Interrupt Event Example

22.12 SCC HDLC Status Register (SCCS)

The SCC status register (SCCS), shown in [Figure 22-9](#), permits monitoring of real-time status conditions on RXD. The real-time status of \overline{CTS} and \overline{CD} are part of the port C parallel I/O.

Field	0	4	5	6	7
	—		FG	CS	ID
Reset	0000_0000				
R/W	R				
Addr	0x0x11A17 (SCCS1); 0x0x11A37 (SCCS2); 0x0x11A57 (SCCS3); 0x0x11A77 (SCCS4)				

Figure 22-9. CC HDLC Status Register (SCCS)

[Table 22-10](#) describes HDLC SCCS fields.

Table 22-10. HDLC SCCS Field Descriptions

Bits	Name	Description
0–4	—	Reserved, should be cleared.
5	FG	Flags. The line is checked after the data has been decoded by the DPLL. 0 HDLC flags are not being received. The most recently received 8 bits are examined every bit time to see if a flag is present. 1 HDLC flags are being received. FG is set as soon as an HDLC flag (0x7E) is received on the line. Once it is set, it remains set at least 8 bit times and the next eight received bits are examined. If another flag occurs, FG stays set for at least another eight bits. If not, it is cleared and the search begins again.
6	CS	Carrier sense (DPLL). Shows the real-time carrier sense of the line as determined by the DPLL. 0 The DPLL does not sense a carrier. 1 The DPLL senses a carrier.
7	ID	Idle status. 0 The line is busy. 1 Set when RXD is a logic 1 (idle) for 15 or more consecutive bit times. It is cleared after a single logic 0 is received.

22.13 SCC HDLC Programming Examples

The following sections show examples for programming SCCs in HDLC mode. The first example uses an external clock. The second example implements Manchester encoding.

22.14 SCC HDLC Programming Example #1

The following initialization sequence is for an SCC HDLC channel with an external clock. SCC2 is used with $\overline{RTS2}$, $\overline{CTS2}$, and $\overline{CD2}$ active; CLK3 is used for both the HDLC receiver and transmitter.

1. Configure port D pins to enable TXD2 and RXD2. Set PPARD[27,28] and PDIRD[27] and clear PDIRD[28] and PSORD[27,28].
2. Configure ports C and D pins to enable $\overline{RTS2}$, $\overline{CTS2}$ and $\overline{CD2}$. Set PPARC[12,13] and PDIRD[26] and clear PDIRC[12,13], PSORC[12,13] and PSORD[26].

3. Configure port C pin 29 to enable the CLK3 pin. Set PPARC[29] and clear PDIRC[29] and PSORC[29].
4. Connect CLK3 to SCC2 using the CPM mux. Write 0b110 to CMXSCR[R2CS] and CMXSCR[T2CS].
5. Connect the SCC2 to the NMSI (its own set of pins). clear CMXSCR[SC2].
6. Write RBASE and TBASE in the SCC2 parameter RAM to point to the RxB and TxBD tables in dual-port RAM. Assuming one RxB at the start of dual-port RAM and one TxBD following it, write RBASE with 0x0000 and TBASE with 0x0008.
7. Write RBASE and TBASE in the SCC2 parameter RAM to point to the RxB and TxBD tables in dual-port RAM. Assuming one RxB at the start of dual-port RAM and one TxBD following it, write RBASE with 0x0000 and TBASE with 0x0008.
8. Write 0x04A1_0000 to CPCR to execute the INIT RX AND TX PARAMS command for SCC2. This command updates RBPTR and TBPTR of the serial channel with the new values of RBASE and TBASE.
9. Write RFCR with 0x10 and TFCR with 0x10 for normal operation.
10. Write MRBLR with the maximum number of bytes per Rx buffer. Choose 256 bytes (MRBLR = 0x0100) so an entire Rx frame can fit in one buffer.
11. Write C_MASK with 0x0000F0B8 to comply with 16-bit CCITT-CRC.
12. Write C_PRES with 0x0000FFFF to comply with 16-bit CCITT-CRC.
13. Clear DISFC, CRCEC, ABTSC, NMARC, and RETRC for clarity.
14. Write MFLR with 0x0100 so the maximum frame size is 256 bytes.
15. Write RFTHR with 0x0001 to allow interrupts after each frame.
16. Write HMASK with 0x0000 to allow all addresses to be recognized.
17. Clear HADDR1–HADDR4 for clarity.
18. Initialize the RxB. Assume the buffer is at 0x0000_1000 in main memory. RxB[Status and Control]= 0xB000, RxB[Data Length] = 0x0000 (not required), and RxB[Buffer Pointer] = 0x0000_1000.
19. Initialize the TxBD. Assume the Tx data frame is at 0x0000_2000 in main memory and contains five 8-bit characters. TxBD[Status and Control] = 0xBC00, TxBD[Data Length] = 0x0005, and TxBD[Buffer Pointer] = 0x0000_2000.
20. Write 0xFFFF to SCCE to clear any previous events.
21. Write 0x001A to SCCM to enable TXE, RXF, and TXB interrupts.
22. Write 0x0040_0000 to the SIU interrupt mask register low (SIMR_L) so the SMC1 can generate a system interrupt. Initialize SIU interrupt pending register low (SIPNR_L) by writing 0xFFFF_FFFF to it.
23. Write 0x0000_0000 to GSMR_H2 to enable normal $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ behavior with idles (not flags) between frames.
24. Write 0x0000_0000 to GSMR_L2 to configure $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ to control transmission and reception in HDLC mode. Normal Tx clock operation is used. Notice that the transmitter (ENT) and receiver (ENR) have not been enabled. If inverted HDLC operation is preferred, set RINV and TINV.

25. Write 0x0000 to PSMR2 to configure one opening and one closing flag, 16-bit CCITT-CRC, and prevent multiple frames in the FIFO.
26. Write 0x00000030 to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write ensures that ENT and ENR are enabled last.

NOTE

After 5 bytes and CRC have been sent, the Tx buffer is closed; the Rx buffer is closed after a frame is received. Frames larger than 256 bytes cause a busy (out-of-buffers) condition because only one RxBDF is prepared.

22.14.1 SCC HDLC Programming Example #2

The following sequence initializes an HDLC channel that uses the DPLL in a Manchester encoding. Provide a clock which is 16× the chosen bit rate of CLK3. Then connect CLK3 to the HDLC transmitter and receiver. (A baud rate generator could be used instead.) Configure SCC2 to use $\overline{RTS2}$, $\overline{CTS2}$, and $\overline{CD2}$.

1. Follow steps 1–22 in example #1 above.
2. Write 0x004A_A400 to GSMR_L2 to make carrier sense always active, a 16-bit preamble of '01' patterns, 16× operation of the DPLL and Manchester encoding for the receiver and transmitter, and HDLC mode. \overline{CTS} and \overline{CD} should be configured to control transmission and reception. Do not set GSMR[ENT, ENR].
3. Write 0x0000 to PSMR2 to use one opening and one closing flag and 16-bit CCITT-CRC and to reject multiple frames in the FIFO.
4. Write 0x004A_A430 to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write to GSMR_L2 ensures that ENT and ENR are enabled last.

22.15 HDLC Bus Mode with Collision Detection

The HDLC controller includes an option for hardware collision detection and retransmission on an open-drain connected HDLC bus, referred to as HDLC bus mode. Most HDLC-based controllers provide only point-to-point communications; however, the HDLC bus enhancement allows implementation of an HDLC-based LAN and other point-to-multipoint configurations. The HDLC bus is based on techniques used in the CCITT ISDN I.430 and ANSI T1.605 standards for D-channel point-to-multipoint operation over the S/T interface. However, the HDLC bus does not fully comply with I.430 or T1.605 and cannot replace devices that implement these protocols. Instead, it is more suited to non-ISDN LAN and point-to-multipoint configurations.

Review the basic features of the I.430 and T1.605 before learning about the HDLC bus. The I.430 and T1.605 define a way to connect eight terminals over the D-channel of the S/T ISDN bus. The layer 2 protocol is a variant of HDLC, called LAPD. However, at layer 1, a method is provided to allow the eight terminals to send frames to the switch through the physical S/T bus.

To determine whether a channel is clear, the S/T interface device looks at an echo bit on the line designed to echo the last bit sent on the D channel. Depending on the class of terminal and the context, an S/T interface device waits for 7–10 ones on the echo bit before letting the LAPD frame begin transmission, after which the S/T interface monitors transmitted data. As long as the echo bit matches the sent data,

transmission continues. If the echo bit is ever 0 when the transmit bit is 1, a collision occurs between terminals; the station(s) that sent a zero stops transmitting. The station that sent a 1 continues as normal.

The I.430 and T1.605 standards provide a physical layer protocol that allows multiple terminals to share one physical connection. These protocols handle collisions efficiently because one station can always complete its transmission, at which point, it lowers its own priority to give other devices fair access to the physical connection.

The HDLC bus differs from the I.430 and T1.605 standards as follows:

- The HDLC bus uses a separate input signal rather than the echo bit to monitor data; the transmitted data is simply connected to the \overline{CTS} input.
- The HDLC bus is a synchronous, digital open-drain connection for short-distance configurations, rather than the more complex S/T interface.
- Any HDLC-based frame protocol can be used at layer 2, not just LAPD.
- HDLC bus devices wait 8–10 rather than 7–10 bit times before transmitting. (HDLC bus has only one class.)

The collision-detection mechanism supports only:

- NRZ-encoded data
- A common synchronous clock for all receivers and transmitters
- Non-inverted data (GSMR[RINV, TINV] = 0)
- Open-drain connection with no external transceivers

Figure 22-10 shows the most common HDLC bus LAN configuration, a multimaster configuration. A station can transfer data to or from any other LAN station. Transmissions are half-duplex, which is typical in LANs.




Figure 22-10. Typical HDLC Bus Multimaster Configuration

In single-master configuration, a master station transmits to any slave station without collisions. Slaves communicate only with the master, but can experience collisions in their access over the bus. In this configuration, a slave that communicates with another slave must first transmit its data to the master, where the data is buffered in RAM and then resent to the other slave. The benefit of this configuration, however, is that full-duplex operation can be obtained. In a point-to-multipoint environment, this is the preferred configuration. Figure 22-11 shows the single-master configuration.




Figure 22-11. Typical HDLC Bus Single-Master Configuration

22.15.1 HDLC Bus Features

The main features of the HDLC bus are as follows:

- Superset of the HDLC controller features
- Automatic HDLC bus access
- Automatic retransmission in case of collision
- May be used with the NMSI or a TDM bus
- Delayed $\overline{\text{RTS}}$ mode

22.15.2 Accessing the HDLC Bus

The HDLC bus protocol ensures orderly bus control when multiple transmitters attempt simultaneous access. The transmitter sending a zero bit at the time of collision completes the transmission. If a station sends out an opening flag (0x7E) while another station is already sending, the collision is always detected within the first byte, because the transmission in progress is using zero bit insertion to prevent flag imitation.

While in the active condition (ready to transmit), the HDLC bus controller monitors the bus using \overline{CTS} . It counts the one bits on \overline{CTS} . When eight consecutive ones are counted, the HDLC bus controller starts transmitting on the line; if a zero is detected, the internal counter is cleared. During transmission, data is continuously compared with the external bus using \overline{CTS} . \overline{CTS} is sampled halfway through the bit time using the rising edge of the Tx clock. If the transmitted bit matches the received \overline{CTS} bus sample, transmission continues. However, if the received \overline{CTS} sample is 0 and the transmitted bit is 1, transmission stops after that bit and waits for an idle line before attempting retransmission. Since the HDLC bus uses a wired-OR scheme, a transmitted zero has priority over a transmitted 1. Figure 22-12 shows how \overline{CTS} is used to detect collisions.




Figure 22-12. Detecting an HDLC Bus Collision

If both the destination address and source address are included in the HDLC frame, then a predefined priority of stations results; if two stations begin to transmit simultaneously, they necessarily detect a collision no later than the end of the source address.

The HDLC bus priority mechanism ensures that stations share the bus equally. To minimize idle time between messages, a station normally waits for eight one bits on the line before attempting transmission. After successfully sending a frame, a station waits for 10 rather than eight consecutive one bits before attempting another transmission. This mechanism ensures that another station waiting to transmit acquires the bus before a station can transmit twice. When a low priority station detects 10 consecutive ones, it tries to transmit; if it fails, it reinstates the high priority of waiting for only eight ones.

22.15.3 Increasing Performance

Because it uses a wired-OR configuration, HDLC bus performance is limited by the rise time of the one bit. To increase performance, give the one bit more rise time by using a clock that is low longer than it is high, as shown in Figure 22-13.





Figure 22-13. Nonsymmetrical Tx Clock Duty Cycle for Increased Performance

22.15.4 Delayed $\overline{\text{RTS}}$ Mode

Figure 22-14 shows local HDLC bus controllers using a standard transmission line and a local bus. The controllers do not communicate with each other but with a station on the transmission line; yet the HDLC bus protocol controls access to the transmission line.



NOTES:

1. The TXD pins of slave devices should be configured to open-drain in the port C parallel I/O port.
2. The $\overline{\text{RTS}}$ pins of each HDLC bus controller are configured to delayed $\overline{\text{RTS}}$ mode.

Figure 22-14. HDLC Bus Transmission Line Configuration

Normally, $\overline{\text{RTS}}$ goes active at the beginning of the opening flag's first bit. Setting PSMR[BRM] delays $\overline{\text{RTS}}$ by one bit, which is useful when the HDLC bus connects multiple local stations to a transmission line. If the transmission line driver has a one-bit delay, the delayed $\overline{\text{RTS}}$ can be used to enable the output of the line driver. As a result, the electrical effects of collisions are isolated locally. Figure 22-15 shows $\overline{\text{RTS}}$ timing.





Figure 22-15. Delayed \overline{RTS} Mode

22.15.5 Using the Time-Slot Assigner (TSA)

HDLC bus controllers can be used with a time-division multiplexed transmission line and a local bus, as shown in Figure 22-16. Local stations use time slots to communicate over the TDM transmission line; stations that share a time slot use the HDLC bus protocol to control access to the local bus.



- NOTES:
1. All TXD pins of slave devices should be configured to open-drain in the port C parallel I/O port.
 2. The TSA in the SI of each station is used to configure the preferred time slot.
 3. The choice of the number of stations to share a time slot is user-defined. It is two in this example.

Figure 22-16. HDLC Bus TDM Transmission Line Configuration

The local SCCs in HDLC bus mode communicate only with the transmission line and not with each other. The SCCs use the TSA of the serial interface, receiving and sending data over L1TXD_x and L1RXD_x. Because collisions are still detected from the individual SCC \overline{CTS} pin, it must be configured to connect to the chosen SCC. Because the SCC only receives clocks during its time slot, \overline{CTS} is sampled only during the Tx clock edges of the particular SCC time slot.

22.15.6 HDLC Bus Protocol Programming

The HDLC bus on the PowerQUICC II is implemented using the SCC in HDLC mode with bus-specific options selected in the PSMR and GSMR, as outlined below. See also [Section 22.5, “Programming the SCC in HDLC Mode.”](#)

22.15.6.1 Programming GSMR and PSMR for the HDLC Bus Protocol

To program the protocol-specific mode register (PSMR), set the bits as described below:

- Configure NOF as preferred
- Set RTE and BUS to 1
- Set BRM to 1 if delayed $\overline{\text{RTS}}$ is desired
- Configure CRC to 16-bit CRC CCITT (0b00).
- Configure other bits to zero or default.

To program the general SCC mode register (GSMR), set the bits as described below:

- Set MODE to HDLC mode (0b0000).
- Configure CTSS to 1 and all other bits to zero or default.
- Configure the DIAG bits for normal operation (0b00).
- Configure RDCR and TDCR for 1× clock (0b00).
- Configure TENC and RENC for NRZ (0b000).
- Clear RTSM to send idles between frames.
- Set GSMR_L[ENT, ENR] as the last step to begin operation.

22.15.6.2 HDLC Bus Controller Programming Example

Except for the above discussion in [Section 22.15.6.1, “Programming GSMR and PSMR for the HDLC Bus Protocol,”](#) use the example in [Section 22.14, “SCC HDLC Programming Example #1.”](#)

Chapter 23

SCC BISYNC Mode

The byte-oriented BISYNC protocol was developed by IBM for use in networking products. There are three classes of BISYNC frames—transparent, nontransparent with header, and nontransparent without header, shown in Figure 23-1. The transparent frame type in BISYNC is not related to transparent mode, discussed in Chapter 24, “SCC Transparent Mode.” Transparent BISYNC mode allows full binary data to be sent with any possible character pattern. Each class of frame starts with a standard two-octet synchronization pattern and ends with a block check code (BCC). The end-of-text character (ETX) is used to separate the text and BCC fields.




Figure 23-1. Classes of BISYNC Frames

The bulk of a frame is divided into fields whose meaning depends on the frame type. The BCC is a 16-bit CRC format if 8-bit characters are used; it is a combination longitudinal (sum check) and vertical (parity) redundancy check if 7-bit characters are used. In transparent operation, a special character (DLE) is defined that tells the receiver that the next character is text, allowing BISYNC control characters to be valid text data in a frame. A DLE sent as data must be preceded by a DLE character. This is sometimes called byte-stuffing. The physical layer of the BISYNC communications link must synchronize the receiver and transmitter, usually by sending at least one pair of synchronization characters before each frame.

BISYNC protocol is unusual in that a transmit underrun need not be an error. If an underrun occurs, a synchronization pattern is sent until data is again ready. In nontransparent operation, the receiver discards additional synchronization characters (SYNCs) as they are received. In transparent mode, DLE-SYNC pairs are discarded. Normally, for proper transmission, an underrun must not occur between the DLE and its following character. This failure mode cannot occur with the PowerQUICC II.

An SCC can be configured as a BISYNC controller to handle basic BISYNC protocol in normal and transparent modes. The controller can work with the time-slot assigner (TSA) or nonmultiplexed serial interface (NMSI). The controller has separate transmit and receive sections whose operations are asynchronous with the core and either synchronous or asynchronous with other SCCs.

23.1 Features

The following list summarizes features of the SCC in BISYNC mode:

- Flexible data buffers
- Eight control character recognition registers
- Automatic SYNC1–SYNC2 detection
- 16-bit pattern (bisync)
- 8-bit pattern (monosync)
- 4-bit pattern (nibblesync)
- External SYNC pin support
- SYNC/DLE stripping and insertion
- CRC16 and LRC (sum check) generation/checking
- VRC (parity) generation/checking
- Supports BISYNC transparent operation
- Maintains parity error counter
- Reverse data mode capability

23.2 SCC BISYNC Channel Frame Transmission

The BISYNC transmitter is designed to work with almost no core intervention. When the transmitter is enabled, it starts sending SYN1–SYN2 pairs in the data synchronization register (DSR) or idles as programmed in the PSMR. The BISYNC controller polls the first BD in the channel's TxBD table. If there is a message to send, the controller fetches the message from memory and starts sending it after the SYN1–SYN2 pair. The entire pair is always sent, regardless of GSMR[SYNL].

After a buffer is sent, if the last (TxBD[L]) and the Tx block check sequence (TxBD[TB]) bits are set, the BISYNC controller appends the CRC16/LRC and then writes the message status bits in TxBD status and control fields and clears the ready bit, TxBD[R]. It then starts sending the SYN1–SYN2 pairs or idles, according to GSMR[RTSM]. If the end of the current BD is reached and TxBD[L] is not set, only TxBD[R] is cleared. In both cases, an interrupt is issued according to TxBD[I]. TxBD[I] controls whether interrupts are generated after transmission of each buffer, a specific buffer, or each block. The controller then proceeds to the next BD.

If no additional buffers have been sent to the controller for transmission, an in-frame underrun is detected and the controller starts sending syncs or idles. If the controller is in transparent mode, it sends DLE-sync pairs. Characters are included in the block check sequence (BCS) calculation on a per-buffer basis. Each buffer can be programmed independently to be included or excluded from the BCS calculation; thus, excluded characters must reside in a separate buffer. The controller can reset the BCS generator before sending a specific buffer. In transparent mode, the controller inserts a DLE before sending a DLE character, so that only one DLE is used in the calculation.

23.3 SCC BISYNC Channel Frame Reception

Although the receiver is designed to work with almost no core intervention, the user can intervene on a per-byte basis if necessary. The receiver performs CRC16, longitudinal (LRC) or vertical redundancy (VRC) checking, sync stripping in normal mode, DLE-sync stripping, stripping of the first DLE in DLE-DLE pairs in transparent mode, and control character recognition. Control characters are discussed in [Section 23.6, “SCC BISYNC Control Character Recognition.”](#)

When enabled, the receiver enters hunt mode where the data is shifted into the receiver shift register one bit at a time and the contents of the shift register are compared to the contents of DSR[SYN1, SYN2]. If the two are unequal, the next bit is shifted in and the comparison is repeated. When registers match, hunt mode is terminated and character assembly begins. The controller is character-synchronized and performs SYNC stripping and message reception. It reverts to hunt mode when it receives an ENTER HUNT MODE command, an error condition, or an appropriate control character.

When receiving data, the controller updates the CR bit in the BD for each byte transferred. When the buffer is full, the controller clears the E bit in the BD and generates an interrupt if the I bit in the BD is set. If incoming data exceeds the buffer length, the controller fetches the next BD; if E is zero, reception continues to its buffer.

When a BCS is received, it is checked and written to the buffer. The BISYNC controller sets the last bit, writes the message status bits into the BD, clears the E bit, and then generates a maskable interrupt, indicating that a block of data was received and is in memory. The BCS calculations do not include SYNCs (in nontransparent mode) or DLE-SYNC pairs (in transparent mode).

Note that GSMR_H[RFW] should be set for an 8-bit-wide receive FIFO for the BISYNC receiver. See [Section 20.1.1, “The General SCC Mode Registers \(GSMR1–GSMR4\).”](#)

23.4 SCC BISYNC Parameter RAM

For BISYNC mode, the protocol-specific area of the SCC parameter RAM is mapped as in [Table 23-1](#).

Table 23-1. SCC BISYNC Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x30	—	Word	Reserved
0x34	CRCC	Word	CRC constant temp value.
0x38	PRCRC	Hword	Preset receiver/transmitter CRC16/LRC. These values should be preset to all ones or zeros, depending on the BCS used.
0x3A	PTCRC	Hword	
0x3C	PAREC	Hword	Receive parity error counter. This 16-bit (modulo 2 ¹⁶) counter maintained by the CP counts parity errors on receive if the parity feature of BISYNC is enabled. Initialize PAREC while the channel is disabled.
0x3E	BSYNC	Hword	BISYNC SYNC register. Contains the value of the SYNC to be sent as the second byte of a DLE–SYNC pair in an underrun condition and stripped from incoming data on receive once the receiver synchronizes to the data using the DSR and SYN1–SYN2 pair. See Section 23.7, “BISYNC SYNC Register (BSYNC).”

Table 23-1. SCC BISYNC Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x40	BDLE	Hword	BISYNC DLE register. Contains the value to be sent as the first byte of a DLE–SYNC pair and stripped on receive. See Section 23.8, “SCC BISYNC DLE Register (BDLE).”
0x42	CHARACTER1	Hword	Control character 1–8. These values represent control characters that the BISYNC controller recognizes. See Section 23.6, “SCC BISYNC Control Character Recognition.”
0x44	CHARACTER2	Hword	
0x46	CHARACTER3	Hword	
0x48	CHARACTER4	Hword	
0x4A	CHARACTER5	Hword	
0x4C	CHARACTER6	Hword	
0x4E	CHARACTER7	Hword	
0x50	CHARACTER8	Hword	
0x52	RCCM	Hword	Receive control character mask. Masks CHARACTER n comparison so control character classes can be defined. Setting a bit enables and clearing a bit masks comparison. See Section 23.6, “SCC BISYNC Control Character Recognition.”

¹ From SCCx base address. See [Section 20.3.1, “SCC Base Addresses.”](#)

GSMR[MODE] determines the protocol for each SCC. The SYN1–SYN2 synchronization characters are programmed in the DSR (see [Section 20.1.3, “Data Synchronization Register \(DSR\).”](#)) The BISYNC controller uses the same basic data structure as other modes; receive and transmit errors are reported through their respective BDs. There are two basic ways to handle BISYNC channels:

- The controller inspects the data on a per-byte basis and interrupts the core each time a byte is received.
- The controller can be programmed so software handles the first two or three bytes. The controller directly handles subsequent data without interrupting the core.

23.5 SCC BISYNC Commands

Transmit and receive commands are issued to the CP command register (CPCR). Transmit commands are described in [Table 23-2](#).

Table 23-2. Transmit Commands

Command	Description
STOP TRANSMIT	After hardware or software is reset and the channel is enabled in the GSMR, the channel is in transmit enable mode and starts polling the first BD every 64 transmit clocks. This command stops transmission after a maximum of 64 additional bits without waiting for the end of the buffer and the transmit FIFO to be flushed. TBPTR is not advanced, no new BD is accessed, and no new buffers are sent for this channel. SYNC–SYNC or DLE–SYNC pairs are sent continually until a RESTART TRANSMIT is issued. A STOP TRANSMIT can be used when an EOT sequence should be sent and transmission should stop. After transmission resumes, the EOT sequence should be the first buffer sent to the controller. Note that the controller remains in transparent or normal mode after it receives a STOP TRANSMIT or RESTART TRANSMIT command.
GRACEFUL STOP TRANSMIT	Stops transmission after the current frame finishes sending or immediately if there is no frame being sent. SCCE[GRA] is set once transmission stops. Then BISYNC transmit parameters and TxBDs can be modified. The TBPTR points to the next TxBD. Transmission resumes when the R bit of the next BD is set and a RESTART TRANSMIT is issued.
RESTART TRANSMIT	Lets characters be sent on the transmit channel. The BISYNC controller expects it after a STOP TRANSMIT or a GRACEFUL STOP TRANSMIT command is issued, after a transmitter error occurs, or after a STOP TRANSMIT is issued and the channel is disabled in its SCCM. The controller resumes transmission from the current TBPTR in the channel's TxBD table.
INIT TX PARAMETERS	Initializes all transmit parameters in the serial channel's parameter RAM to their reset state. Issue only when the transmitter is disabled. INIT TX AND RX PARAMETERS resets transmit and receive parameters.

Receive commands are described in [Table 23-3](#).

Table 23-3. Receive Commands

Command	Description
RESET BCS CALCULATION	Immediately resets the receive BCS accumulator. It can be used to reset the BCS after recognizing a control character, thus signifying that a new block is beginning.
ENTER HUNT MODE	After hardware or software is reset and the channel is enabled in SCCM, the channel is in receive enable mode and uses the first BD. This command forces the controller to stop receiving and enter hunt mode, during which the controller continually scans the data stream for an SYN1–SYN2 sequence as programmed in the DSR. After receiving the command, the current receive buffer is closed and the BCS is reset. Message reception continues using the next BD.
CLOSE RXBD	Used to force the SCC to close the current RxBD if it is in use and to use the next BD for subsequent data. If data is not being received, no action is taken.
INIT RX PARAMETERS	Initializes receive parameters in this serial channel's parameter RAM to reset state. Issue only when the receiver is disabled. An INIT TX AND RX PARAMETERS resets transmit and receive parameters.

23.6 SCC BISYNC Control Character Recognition

The BISYNC controller recognizes special control characters that customize the protocol implemented by the BISYNC controller and aid its operation in a DMA-oriented environment. They are used for receive buffers longer than one byte. In single-byte buffers, each byte can be easily inspected so control character recognition should be disabled.

The control character table lets the BISYNC controller recognize the end of the current block. Because the controller imposes no restrictions on the format of BISYNC blocks, software must respond to received characters and inform the controller of mode changes and of certain protocol events, such as resetting the BCS. Using the control character table correctly allows the remainder of the block to be received without interrupting software.

Up to eight control characters can be defined to inform the BISYNC controller that the end of the current block is reached and whether a BCS is expected after the character. For example, the end-of-text character (ETX) implies an end-of-block (ETB) with a subsequent BCS. An enquiry (ENQ) character designates an end of block without a subsequent BCS. All the control characters are written into the data buffer. The BISYNC controller uses a table of 16-bit entries to support control character recognition. Each entry consists of the control character, an end-of-table bit (E), a BCS expected bit (B), and a hunt mode bit (H). The RCCM entry defines classes of control characters that support masking option. The control character table and RCCM are shown in [Figure 23-2](#).

Offset from SCCx Base	0	1	2	3	7	8	15
0x42	E	B	H		—		CHARACTER1
0x44	E	B	H		—		CHARACTER2
0x46	E	B	H		—		CHARACTER3
0x48	E	B	H		—		CHARACTER4
0x4A	E	B	H		—		CHARACTER5
0x4D	E	B	H		—		CHARACTER6
0x4E	E	B	H		—		CHARACTER7
0x50	E	B	H		—		CHARACTER8
0x52	1	1	1		—		MASK VALUE(RCCM)

Figure 23-2. Control Character Table and RCCM

[Table 23-4](#) describes control character table and RCCM fields.

Table 23-4. Control Character Table and RCCM Field Descriptions

Offset	Bit	Name	Description
0x42–0x50	0	E	End of table. 0 This entry is valid. The lower eight bits are checked against the incoming character. In tables with eight control characters, E should be zero in all eight positions. 1 The entry is not valid. No other valid entries exist beyond this entry.
	1	B	BCS expected. A maskable interrupt is generated after the buffer is closed. 0 The character is written into the receive buffer and the buffer is closed. 1 The character is written into the receive buffer. The receiver waits for one LRC or two CRC bytes of BCS and then closes the buffer. This should be used for ETB, ETX, and ITB.
	2	H	Hunt mode. Enables hunt mode when the current buffer is closed. 0 The BISYNC controller maintains character synchronization after closing this buffer. 1 The BISYNC controller enters hunt mode after closing the buffer. When the B bit is set, the controller enters hunt mode after receiving the BCS.
	3–7	—	Reserved
	8–15	CHARACTER n	Control character 1–8. When using 7-bit characters with parity, include the parity bit in the character value.
0x52	0–2	—	All ones.
	3–7	—	Reserved
	8–15	RCCM	Received control character mask. Masks comparison of CHARACTER n . Each bit of RCCM masks the corresponding bit of CHARACTER n . 0 Mask this bit in the comparison of the incoming character and CHARACTER n . 1 The address comparison on this bit proceeds normally and no masking occurs. If RCCM is not set, erratic operation can occur during control character recognition.

23.7 BISYNC SYNC Register (BSYNC)

The BSYNC register, shown in [Figure 23-3](#), defines BISYNC stripping and SYNC character insertion. When an underrun occurs, the BISYNC controller inserts SYNC characters until the next buffer is available for transmission. If the receiver is not in hunt mode when a SYNC character is received, it discards this character if the valid bit (BSYNC[V]) is set. When using 7-bit characters with parity, the parity bit should be included in the SYNC register value.

	0	1	2	3	4	5	6	7	8	15
Field	V	DIS	0	0	0	0	0	0	SYNC	
Reset	Undefined									
R/W	R/W									
Addr	SCC Base + 0x3E									

Figure 23-3. BISYNC SYNC (BSYNC)

[Table 23-5](#) describes BSYNC fields.

Table 23-5. BISYNC Field Descriptions

Bits	Name	Description
0	V	Valid. If V = 1 and the receiver is not in hunt mode when a SYNC character is received, this character is discarded.
1	DIS	Disable BISYNC stripping 0 Normal mode. 1 BISYNC stripping disabled (BISYNC transparent mode only).
2–7	—	All zeros
8–15	SYNC	SYNC character

23.8 SCC BISYNC DLE Register (BDLE)

Seen in [Figure 23-4](#), the BDLE register is used to define the BISYNC stripping and insertion of DLE characters. When an underrun occurs while a message is being sent in transparent mode, the BISYNC controller inserts DLE-SYNC pairs until the next buffer is available for transmission.

In transparent mode, the receiver discards any DLE character received and excludes it from the BCS if the valid bit (BDLE[V]) is set. If the second character is SYNC, the controller discards it and excludes it from the BCS. If it is a DLE, the controller writes it to the buffer and includes it in the BCS. If it is not a DLE or SYNC, the controller examines the control character table and acts accordingly. If the character is not in the table, the buffer is closed with the DLE follow character error bit set. If the valid bit is not set, the receiver treats the character as a normal character. When using 7-bit characters with parity, the parity bit should be included in the DLE register value.




Figure 23-4. BISYNC DLE (BDLE)

[Table 23-6](#) describes BDLE fields.

Table 23-6. BDLE Field Descriptions

Bits	Name	Description
0	V	Valid. If V = 1 and the receiver is not in hunt mode when a SYNC character is received, this character is discarded.
1	DIS	Disable DLE stripping 0 Normal mode. 1 DLE stripping disabled. When DIS is enabled in BDLE and on BISYNC the following cases occur: DLE-DLE sequence. Both characters are written to the memory. The BCS is calculated only on the second DLE. DLE-SYNC sequence. Both characters are written to the memory, but neither are included in the BCS calculation. DLE-ETX, DLE-ITB, DLE-ETB sequence, both characters are written to memory. The BCS is calculated only on the second character.
2–7	—	All zeros
8–15	DLE	DLE character

23.9 Sending and Receiving the Synchronization Sequence

The BISYNC channel can be programmed to send and receive a synchronization pattern defined in the DSR. `GSMR_H[SYNL]` defines pattern length, as shown in [Table 23-7](#). The receiver synchronizes on this pattern. Unless SYNL is zero (external sync), the transmitter always sends the entire DSR contents, lsb first, before each frame—the chosen 4- or 8-bit pattern can be repeated in the lower-order bits.

Table 23-7. Receiver SYNC Pattern Lengths of the DSR

GSMR_H[SYNL] Setting	Bit Assignments															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
00	An external SYNC signal is used instead of the SYNC pattern in the DSR.															
01	4-Bit															
10	8-Bit															
11	16-Bit															

23.10 Handling Errors in the SCC BISYNC

The controller reports message transmit and receive errors using the channel BDs, error counters, and the SCCE. Modem lines can be directly monitored via the parallel port pins. [Table 23-8](#) describes transmit errors.

Table 23-8. Transmit Errors

Error	Description
Transmitter Underrun	The channel stops sending the buffer, closes it, sets TxBD[UN], and generates a TXE interrupt if it is enabled. The channel resumes transmission after a RESTART TRANSMIT command is received. Underrun cannot occur between frames or during a DLE-XXX pair in transparent mode.
$\overline{\text{CTS}}$ Lost during Message Transmission	The channel stops sending the buffer, closes it, sets TxBD[CT], and generates a TXE interrupt if not masked. Transmission resumes when a RESTART TRANSMIT command is received.

Table 23-9 describes receive errors.

Table 23-9. Receive Errors

Error	Description
Overrun	The controller maintains a receiver FIFO for receiving data. The CP begins programming the SDMA channel (if the buffer is in external memory) and updating the CRC when the first byte is received in the Rx FIFO. If an Rx FIFO overrun occurs, the controller writes the received byte over the previously received byte. The previous character and its status bits are lost. The channel then closes the buffer, sets RxBd[OV], and generates the RXB interrupt if it is enabled. Finally, the receiver enters hunt mode.
$\overline{\text{CD}}$ Lost during Message Reception	The channel stops receiving, closes the buffer, sets RxBd[CD], and generates the RXB interrupt if not masked. This error has the highest priority. If the rest of the message is lost, no other errors are checked in the message. The receiver immediately enters hunt mode.
Parity	The channel writes the received character to the buffer and sets RxBd[PR]. The channel stops receiving, closes the buffer, sets RxBd[PR], and generates the RXB interrupt if it is enabled. The channel also increments PAREC and the receiver immediately enters hunt mode.
CRC	The channel updates the CR bit in the BD every time a character is received with a byte delay of eight serial clocks between the status update and the CRC calculation. When control character recognition is used to detect the end of the block and cause CRC checking, the channel closes the buffer, sets the CR bit in the BD, and generates the RXB interrupt if it is enabled.

23.11 BISYNC Mode Register (PSMR)

The PSMR is used as the BISYNC mode register, shown in Figure 23-5. PSMR[RBCS, RTR, RPM, TPM] can be modified on-the-fly.

	0	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	NOS		CRC		RBCS	RTR	RVD	DRT	—	RPM		TPM		
Reset	0													
R/W	R/W													
Addr	0x0x11A08 (PSMR1); 0x0x11A28 (PSMR2); 0x0x11A48 (PSMR3); 0x0x11A68 (PSMR4)													

Figure 23-5. Protocol-Specific Mode Register for BISYNC (PSMR)

Table 23-10 describes PSMR fields.

Table 23-10. PSMR Field Descriptions

Bits	Name	Description
0–3	NOS	Minimum number of SYN1–SYN2 pairs (defined in DSR) sent between or before messages. If NOS = 0000, one pair is sent. If NOS = 1111, 16 pairs are sent. The entire pair is always sent, regardless of how GSMR[SYNL] is set. NOS can be modified on-the-fly.
4–5	CRC	CRC selection. x0 Reserved. 01 CRC16 (BISYNC). $X_{16} + X_{15} + X_2 + 1$. PRCRC and PTCRC should be initialized to all zeros or all ones before the channel is enabled. In either case, the transmitter sends the calculated CRC noninverted and the receiver checks the CRC against zero. Eight-bit data characters (without parity) are configured when CRC16 is chosen. 11 LRC (sum check). (BISYNC). For even LRC, initialize PRCRC and PTCRC to zeros before the channel is enabled; for odd LRC, they should be initialized to ones. Note that the receiver checks character parity when BCS is programmed to LRC and the receiver is not in transparent mode. The transmitter sends character parity when BCS is programmed to LRC and the transmitter is not in transparent mode. Use of parity in BISYNC assumes that 7-bit data characters are being used.
6	RBCS	Receive BCS. The receiver internally stores two BCS calculations separated by an eight serial clock delay to allow examination of a received byte to determine whether it should be used in BCS calculation. 0 Disable receive BCS. 1 Enable receive BCS. Should be set (or reset) within the time taken to receive the following data byte. When RBCS is reset, BCS calculations exclude the latest fully received data byte. When RBCS is set, BCS calculations continue as normal.
7	RTR	Receiver transparent mode. 0 Normal receiver mode with SYNC stripping and control character recognition. 1 Transparent receiver mode. SYNCs, DLEs, and control characters are recognized only after a leading DLE character. The receiver calculates the CRC16 sequence even if it is programmed to LRC while in transparent mode. Initialize PRCRC to the CRC16 preset value before setting RTR.
8	RVD	Reverse data. 0 Normal operation. 1 Any portion of this SCC defined to operate in BISYNC mode operates by reversing the character bit order and sending the msb first.
9	DRT	Disable receiver while sending. DRT should not be set for typical BISYNC operation. 0 Normal operation. 1 As the SCC sends data, the receiver is disabled and gated by the internal \overline{RTS} signal. This helps if the BISYNC channel is being configured onto a multidrop line and the user does not want to receive its own transmission. Although BISYNC usually uses a half-duplex protocol, the receiver is not actually disabled during transmission. Note: If DRT = 1, GSMR_H[CDS] should be cleared unless both of the following are true: the same clock is used for TCLK and RCLK, and CTS either has synchronous timing or is always asserted.
10–11	—	Reserved, should be cleared.

Table 23-10. PS MR Field Descriptions (continued)

Bits	Name	Description
12–13	RPM	Receiver parity mode. Selects the type of parity check that the receiver performs. RPM can be modified on-the-fly and is ignored unless CRC = 11 (LRC). Receive parity errors cannot be disabled but can be ignored. 00 Odd parity. The transmitter counts ones in the data word. If the sum is not odd, the parity bit is set to ensure an odd number. An even sum indicates a transmission error. 01 Low parity. If the parity bit is not low, a parity error is reported. 10 Even parity. An even number must result from the calculation performed at both ends of the line. 11 High parity. If the parity bit is not high, a parity error is reported.
14–15	TPM	Transmitter parity mode. Selects the type of parity the transmitter performs and can be modified on-the-fly. TPM is ignored unless CRC = 11 (LRC). 00 Odd parity. 01 Force low parity (always send a zero in the parity bit position). 10 Even parity. 11 Force high parity (always send a one in the parity bit position).

23.12 SCC BISYNC Receive BD (RxB D)

The CP uses BDs to report on each buffer received. It closes the buffer, generates a maskable interrupt, and starts receiving data into the next buffer after any of the following:

- A user-defined control character is received.
- An error is detected.
- A full receive buffer is detected.
- The ENTER HUNT MODE command is issued.
- The CLOSE RX BD command is issued.

Figure 23-6 shows the SCC BISYNC RxB D.




Figure 23-6. SCC BISYNC RxB D

Table 23-11 describes SCC BISYNC RxB D status and control fields.

Table 23-11. SCC BISYNC RxB D Status and Control Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or stopped receiving because of an error. The core can read or write any fields of this RxB D. The CP does not use this BD as long as the E bit is zero. 1 The buffer is not full. The CP controls this BD and buffer. The core should not update this BD.
1	—	Reserved, should be cleared.

Table 23-11. SCC BISYNC RxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
2	W	Wrap (last BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that RBASE points to. The number of BDs in this table is determined by the W bit and by overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is used. 1 SCCE[RXB] is set when the controller closes this buffer, which can cause an interrupt if it is enabled.
4	C	Control Character. The last byte in the buffer is a user-defined control character. 0 The last byte of this buffer does not contain a control character. 1 The last byte of this buffer contains a control character.
5	B	BCS received. The last bytes in the buffer contain the received BCS. 0 This buffer does not contain the BCS. 1 This buffer contains the BCS. A control character may also reside one byte prior to this BCS.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear E after this BD is closed; the buffer is overwritten when the CP accesses this BD next. However, E is cleared if an error occurs during reception, regardless of how CM is set.
7	—	Reserved, should be cleared.
8	DE	DPLL error. Set when a DPLL error occurs during reception. In decoding modes where a transition is should occur every bit, the DPLL error is set when a transition is missing.
9–10	—	Reserved, should be cleared.
11	DL	DLE follow character error. While in transparent mode, a DLE character was received, and the next character was not DLE, SYNC, or a valid entry in the control characters table.
12	PR	Parity error. Set when a character with parity error is received. Upon a parity error, the buffer is closed; thus, the corrupted character is the last byte of the buffer. A new Rx buffer receives subsequent data.
13	CR	BCS error. Updated every time a byte is written to the buffer. The CR bit includes the calculation for the current byte. By clearing PSMR[RCBS] within eight serial clocks, the user can exclude the current character from the message BCS calculation. The data length field may be read to determine the current character's position.
14	OV	Overrun. Set when a receiver overrun occurs during frame reception.
15	CD	Carrier detect lost. Indicates when the carrier detect signal, \overline{CD} , is negated during frame reception.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) Data length represents the number of octets the CP writes into this buffer, including the BCS. For BISYNC mode, clear these bits. It is incremented each time a received character is written to the buffer.

23.13 SCC BISYNC Transmit BD (TxBD)

The CP arranges data to be sent on an SCC channel in buffers referenced by the channel TxBD table. The CP uses BDs to confirm transmission or indicate errors so the core knows buffers have been serviced. The user configures status and control bits before transmission, but the CP sets them after the buffer is sent.




Figure 23-7. SCC BISYNC Transmit BD (TxBD)

Table 23-12 describes SCC BISYNC TxBD status and control fields.

Table 23-12. SCC BISYNC TxBD Status and Control Field Descriptions

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready for transmission. The current BD and buffer can be updated. The CP clears R after the buffer is sent or after an error condition. 1 The user-prepared buffer has not been sent or is being sent. This BD cannot be updated while R = 1.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP sends data using the BD pointed to by TBASE. The number of TxBDs in this table is determined only by the W bit and overall space constraints of the dual-ported RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is serviced. 1 SCCE[TXB] or SCCE[TXE] is set after the CP services this buffer, which can cause an interrupt.
4	L	Last in message. 0 The last character in the buffer is not the last character in the current block. 1 The last character in the buffer is the last character in the current block. The transmitter enters and stays in normal mode after sending the last character in the buffer and the BCS, if enabled.
5	TB	Transmit BCS. Valid only when the L bit is set. 0 Send an SYN1–SYN2 or idle sequence (specified in GSMR[RTSM]) after the last character in the buffer. 1 Send the BCS sequence after the last character. The controller also resets the BCS generator after sending the BCS.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear R after this BD is closed, so the buffer is resent when the CP next accesses this BD. However, R is cleared if an error occurs during transmission, regardless of how CM is set.

Table 23-12. SCC BISYNC TxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
7	BR	BCS reset. Determines whether transmitter BCS accumulation is reset before sending the data buffer. 0 BCS accumulation is not reset. 1 BCS accumulation is reset before sending the data buffer.
8	TD	Transmit DLE. 0 No automatic DLE transmission can occur before the data buffer. 1 The transmitter sends a DLE character before sending the buffer, which saves writing the first DLE to a separate buffer in transparent mode. See TR for information on control characters.
9	TR	Transparent mode. 0 The transmitter enters and stays in normal mode after sending the buffer. The transmitter automatically inserts SYNCs if an underrun condition occurs. 1 The transmitter enters or stays in transparent mode after sending the buffer. It automatically inserts DLE–SYNC pairs if an underrun occurs (the controller finishes a buffer with L = 0 and the next BD is not available). It also checks all characters before sending them. If a DLE is detected, another DLE is sent automatically. Insert a DLE or program the controller to insert one before each control character. The transmitter calculates the CRC16 BCS even if PSMR[BCS] is programmed to LRC. Initialize PTCRC to CRC16 before setting TR.
10	B	BCS enable. 0 The buffer consists of characters that are excluded from BCS accumulation. 1 The buffer consists of characters that are included in BCS accumulation.
11–13	—	Reserved, should be cleared.
14	UN	Underrun. Set when the BISYNC controller encounters a transmitter underrun error while sending the associated data buffer. The CPM writes UN after it sends the associated buffer.
15	CT	$\overline{\text{CTS}}$ lost. The CP sets CT when $\overline{\text{CTS}}$ is lost during message transmission after it sends the data buffer.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) Although it is never modified by the CP, data length should be greater than zero. The CPM writes these fields after it finishes sending the buffer.

23.14 BISYNC Event Register (SCCE)/BISYNC Mask Register (SCCM)

The BISYNC controller uses the SCC event register (SCCE) to report events recognized by the BISYNC channel and to generate interrupts. When an event is recognized, the controller sets the corresponding SCCE bit. Interrupts are enabled by setting, and masked by clearing, the equivalent bits in the BISYNC mask register (SCCM). SCCE bits are reset by writing ones; writing zeros has no effect. Unmasked bits must be reset before the CP negates the internal interrupt request signal.

	0	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—				DCC	—		GRA	—		TXE	RCH	BSY	TXB	RXB
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4) 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)														

Figure 23-8. BISYNC Event Register (SCCE)/BISYNC Mask Register (SCCM)

Table 23-13 describes SCCE and SCCM fields.

Table 23-13. SCCE/SCCM Field Descriptions¹

Bits	Name	Description
0–4	—	Reserved, should be cleared. Refer to note 1 below.
5	DCC	DPLL CS changed. Set when carrier sense status generated by the DPLL changes. Real-time status can be found in SCCS. This is not the CD status discussed elsewhere. Valid only when DPLL is used.
6–7	—	Reserved, should be cleared. Refer to note 1 below.
8	GRA	Graceful stop complete. Set as soon the transmitter finishes any message in progress when a GRACEFUL STOP TRANSMIT is issued (immediately if no message is in progress).
9–10	—	Reserved, should be cleared. Refer to note 1 below.
11	TXE	Tx Error. Set when an error occurs on the transmitter channel.
12	RCH	Receive character. Set when a character is received and written to the buffer.
13	BSY	Busy. Set when a character is received and discarded due to a lack of buffers. The receiver resumes reception after an ENTER HUNT MODE command.
14	TXB	Tx buffer. Set when a buffer is sent. TXB is set as the last bit of data or the BCS begins transmission.
15	RXB	Rx buffer. Set when the CPM closes the receive buffer on the BISYNC channel.

¹ Reserved bits in the SCCE should not be masked in the SCCM register.

23.15 SCC Status Registers (SCCS)

The SCC status (SCCS) register, seen in Figure 23-9, allows real-time monitoring of RXD. The real-time status of \overline{CTS} and \overline{CD} are part of the parallel I/O.

	0	5	6	7	
Field	—			CS	—
Reset	0000_0000				
R/W	R				
Addr	0x0x11A17 (SCCS1); 0x0x11A37 (SCCS2); 0x0x11A57 (SCCS3); 0x0x11A77 (SCCS4)				

Figure 23-9. SCC Status Registers (SCCS)

Table 23-14 describes SCCS fields.

Table 23-14. SCCS Field Descriptions

Bit	Name	Description
0–5	—	Reserved, should be cleared.
6	CS	Carrier sense (DPLL). Shows the real-time carrier sense of the line as determined by the DPLL. 0 The DPLL does not sense a carrier. 1 The DPLL senses a carrier.
7	—	Reserved, should be cleared.

23.16 Programming the SCC BISYNC Controller

Software has two ways to handle data received by the BISYNC controller. The simplest is to allocate single-byte receive buffers, request an interrupt on reception of each buffer, and implement BISYNC protocol entirely in software on a byte-by-byte basis. This flexible approach can be adapted to any BISYNC implementation. The obvious penalty is the overhead caused by interrupts on each received character.

A more efficient method is to prepare and link multi-byte buffers in the RxB_D table and use software to analyze the first two to three bytes of the buffer to determine the type of block received. When this is determined, reception continues without further software intervention until it encounters a control character, which signifies the end of the block and causes software to revert to byte-by-byte reception.

To accomplish this, set SCCM[RCH] to enable an interrupt on every received byte so software can analyze each byte. After analyzing the initial characters of a block, either set PSMR[RTR] or issue a RESET BCS CALCULATION command. For example, if a DLE-STX is received, enter transparent mode. By setting the appropriate PSMR bit, the controller strips the leading DLE from DLE-character sequences. Thus, control characters are recognized only when they follow a DLE character. PSMR[RTR] should be cleared after a DLE-ETX is received.

Alternatively, after an SOH is received, a RESET BCS CALCULATION should be issued to exclude SOH from BCS accumulation and reset the BCS. Notice that PSMR[RBCS] is not needed because the controller automatically excludes SYNCs and leading DLEs.

After the type of block is recognized, SCCE[RCH] should be masked. The core does not interrupt data reception until the end of the current block, which is indicated by the reception of a control character matching the one in the receive control character table. Using [Table 23-15](#), the control character table should be set to recognize the end of the block.

Table 23-15. Control Characters

Control Characters	E	B	H
ETX	0	1	1
ITB	0	1	0
ETB	0	1	1
ENQ	0	0	0
Next entry	0	X	X

After ETX, a BCS is expected; then the buffer should be closed. Hunt mode should be entered when a line turnaround occurs. ENQ characters are used to stop sending a block and to designate the end of the block for a receiver, but no CRC is expected. After control character reception, set SCCM[RCH] to reenable interrupts for each byte of data received.

23.17 SCC BISYNC Programming Example

This BISYNC controller initialization example for SCC2 uses an external clock. The controller is configured with RTS2, CTS2, and CD2 active. Both the receiver and transmitter use CLK3.

1. Configure port D pins to enable TXD2 and RXD2. Set PPARD[27,28] and PDIRD[27] and clear PDIRD[28] and PSORD[27,28].
2. Configure ports C and D pins to enable RTS2, CTS2 and CD2. Set PPARD[26], PPARC[12,13] and PDIRD[26] and clear PDIRC[12,13], PSORC[12,13], and PSORD[26].
3. Configure port C pin 29 to enable the CLK3 pin. Set PPARC[29] and clear PDIRC[29] and PSORC[29].
4. Connect CLK3 to SCC2 using the CPM mux. Write 0b110 to CMXSCR[R2CS] and CMXSCR[T2CS].
5. Connect the SCC2 to the NMSI (its own set of pins). Clear CMXSCR[SC2].
6. Assuming one RxBD at the beginning of dual-port RAM followed by one TxBD, write RBASE with 0x0000 and TBASE with 0x0008.
7. Write 0x04a1_0000 to CPCRC to execute INIT RX AND TX PARAMETERS. This updates RBPTR and TBPTR to the new values of RBASE and TBASE.
8. Write RFCR and TFCR with 0x10 for normal operation.
9. Write MRBLR with the maximum number of bytes per receive buffer. For this case, assume 16 bytes, so MRBLR = 0x0010.
10. Write PRCRC with 0x0000 to comply with CRC16.
11. Write PTCRC with 0x0000 to comply with CRC16.
12. Clear PAREC for clarity.
13. Write BSYNC with 0x8033, assuming a SYNC value of 0x33.
14. Write DSR with 0x3333.
15. Write BDLE with 0x8055, assuming a DLE value of 0x55.
16. Write CHARACTER1 with 0x6077, assuming ETX = 0x77.

17. Write CHARACTER2–8 with 0x8000. They are not used.
18. Write RCCM with 0xE0FF. It is not used.
19. Initialize the RxB D and assume the data buffer is at 0x00001000 in main memory. Then write 0xB000 to RxB D[Status and Control], 0x0000 to RxB D[Data Length] (optional), and 0x00001000 to RxB D[Buffer Pointer].
20. Initialize the Tx B D and assume the Tx data buffer is at 0x00002000 in main memory and contains five 8-bit characters. Then write 0xBD20 to Tx B D[Status and Control] 0x0005 to Tx B D[Data Length], and 0x00002000 to Tx B D[Buffer Pointer]. Note that ETX character should be written at the end of user's data.
21. Write 0xFFFF to SCCE to clear any previous events.
22. Write 0x0013 to SCCM to enable the TXE, TXB, and RXB interrupts.
23. Write 0x0040_0000 to the SIU interrupt mask register low (SIMR_L) so the SMC1 can generate a system interrupt. Initialize SIU interrupt pending register low (SIPNR_L) by writing 0xFFFF_FFFF to it.
24. Write 0x0000002C to GSMR_H2 to configure a small receive FIFO width.
25. Write 0x00000008 to GSMR_L2 to configure $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ to automatically control transmission and reception (DIAG bits) and the BISYNC mode. Notice that the transmitter (ENT) and receiver (ENR) are not yet enabled.
26. Set PSMR to 0x0600 to configure CRC16, CRC checking on receive, and normal operation (not transparent).
27. Write 0x00000038 to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write ensures that ENT and ENR are enabled last.

Write 0x00000038 to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write ensures that ENT and ENR are enabled last. After 5 bytes are sent, the Tx B D is closed. The buffer is closed after 16 bytes are received. Any received data beyond 16 bytes causes a busy (out-of-buffers) condition since only one RxB D is prepared.

Chapter 24

SCC Transparent Mode

Transparent mode (also called totally transparent or promiscuous mode) provides a clear channel on which the SCC can send or receive serial data without bit-level manipulation. Software implements protocols run over transparent mode. An SCC in transparent mode functions as a high-speed serial-to-parallel and parallel-to-serial converter.

Transparent mode can be used for serially moving data that requires no superimposed protocol, for applications that require serial-to-parallel and parallel-to-serial conversion for communication among chips on the same board, and for applications that require data to be switched without interfering with the protocol encoding itself, such as when data from a high-speed time-multiplexed serial stream is multiplexed into low-speed data streams. The concept is to switch the data path without altering the protocol encoded on that data path.

Transparent mode is configured in the GSMR; see [Section 20.1.1, “The General SCC Mode Registers \(GSMR1–GSMR4\).”](#) Transparent mode is selected in GSMR_H[TTX, TRX] for the transmitter and receiver, respectively. Setting both bits enables full-duplex transparent operation. If only one is set, the other half of the SCC uses the protocol specified in GSMR_L[MODE]. This allows loop-back modes to DMA data from one memory location to another while data is converted to a specific serial format.

The SCC operations are asynchronous with the core and can be synchronous or asynchronous with other SCCs. Each clock can be supplied from the internal baud rate generator bank, DPLL output, or external pins.

The SCC can work with the time-slot assigner (TSA) or nonmultiplexed serial interface (NMSI) and supports modem lines with the general-purpose I/O pins. Data can be transferred either the msb or lsb first in each octet.

24.1 Features

The following list summarizes the main features of the SCC in transparent mode:

- Flexible buffers
- Automatic SYNC detection on receive
- CRCs can be sent and received
- Reverse data mode
- Another protocol can be performed on the other half of the SCC
- MC68360-compatible SYNC options

24.2 SCC Transparent Channel Frame Transmission Process

The transparent transmitter is designed to work almost no intervention from the core. When the core enables the SCC transmitter in transparent mode, it starts sending idles, which are logic high or encoded ones, as programmed in `GSMR_L[TEND]`. The SCC polls the first BD in the TxBD table. When there is a message to send, the SCC fetches data from memory, loads the transmit FIFO, and waits for transmitter synchronization, which is achieved with \overline{CTS} or by waiting for the receiver to achieve synchronization, depending on `GSMR_H[TXSY]`. Transmission begins when transmitter synchronization is achieved.

When all BD data has been sent, if `TxBD[L]` is set, the SCC writes the message status bits into the BD, clears `TxBD[R]`, and sends idles until the next BD is ready. If it is ready, some idles are still sent. The transmitter resumes sending only after it achieves synchronization.

If `TxBD[L]` is cleared when the end of the BD is reached, only `TxBD[R]` is cleared and the transmitter moves immediately to the next buffer to begin transmission with no gap on the serial line between buffers. Failure to provide the next buffer in time causes a transmit underrun which sets `SCCE[TXE]`.

In both cases, an interrupt is issued according to `TxBD[I]`. By appropriately setting `TxBD[I]` in each BD, interrupts are generated after each buffer or group of buffers is sent. The SCC then proceeds to the next BD in the table and any whole number of bytes can be sent. If `GSMR_H[REVD]` is set, the bit order of each byte is reversed before being sent; the msb of each octet is sent first.

Setting `GSMR_H[TFL]` makes the transmit FIFO smaller and reduces transmitter latency, but it can cause transmitter underruns at higher transmission speeds. An optional CRC, selected in `GSMR_H[TCRC]`, can be appended to each transparent frame if it is enabled in the TxBD.

When the time-slot assigner (TSA) is used with a transparent-mode channel, synchronization is provided by the TSA. There is a start-up delay for the transmitter, but delays will always be some whole number of complete TSA frames. This means that n -byte transmit buffers can be mapped directly into n -byte time slots in the TSA frames.

24.3 SCC Transparent Channel Frame Reception Process

When the core enables the SCC receiver in transparent mode, it waits to achieve synchronization before data is received. The receiver can be synchronized to the data by a synchronization pulse or SYNC pattern.

After a buffer is full, the SCC clears `RxBD[E]` and generates a maskable interrupt if `RxBD[I]` is set. It moves to the next `RxBD` in the table and begins moving data to its buffer. If the next buffer is not available, `SCCE[BSY]` signifies a busy signal that can generate a maskable interrupt. The receiver reverts to hunt mode when an ENTER HUNT MODE command or an error is received. If `GSMR_H[REVD]` is set, the bit order of each byte is reversed before it is written to memory.

Setting `GSMR_H[RFW]` reduces receiver latency by making the receive FIFO smaller, which may cause receiver overruns at higher transmission speeds. The receiver always checks the CRC of the received frame, according to `GSMR_H[TCRC]`. If a CRC is not required, resulting errors can be ignored.

24.4 Achieving Synchronization in Transparent Mode

Once the SCC transmitter is enabled for transparent operation, the TxBD is prepared and the transmit FIFO is preloaded by the SDMA channel, another process must occur before data can be sent. It is called transmit synchronization. Similarly, once the SCC receiver is enabled for transparent operation in the GSMR and the RxBd is made empty for the SCC, receive synchronization must occur before data can be received. An in-line synchronization pattern or an external synchronization signal can provide bit-level control of the synchronization process when sending or receiving.

24.4.1 Synchronization in NMSI Mode

This section describes synchronization in NMSI mode.

24.4.1.1 In-Line Synchronization Pattern

The transparent channel can be programmed to receive a synchronization pattern. This pattern is defined in the data synchronization register, DSR; see [Section 20.1.3, “Data Synchronization Register \(DSR\).”](#) Pattern length is specified in GSMR_H[SYNL], as shown in [Table 24-1](#). See also [Section 20.1.1, “The General SCC Mode Registers \(GSMR1–GSMR4\).”](#)

Table 24-1. Receiver SYNC Pattern Lengths of the DSR

GSMR_H[SYNL] Setting	Bit Assignments															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
00	An external SYNC signal is used instead of the SYNC pattern in the DSR.															
01	4-bit															
10	8-bit															
11	16-bit															

If a 4-bit SYNC is selected, reception begins as soon as these four bits are received, beginning with the first bit following the 4-bit SYNC. The transmitter synchronizes on the receiver pattern if GSMR_H[RSYN] = 1.

NOTE

The transparent controller does not automatically send the synchronization pattern; therefore, the synchronization pattern must be included in the transmit buffer.

24.4.1.2 External Synchronization Signals

If GSMR_H[SYNL] is 0b00, the transmitter uses \overline{CTS} and the receiver uses \overline{CD} to begin the sequence. These signals share two options—pulsing and sampling.


GSMR_H[CDP] and GSMR_H[CTSP] determine whether \overline{CD} or \overline{CTS} need to be asserted only once to begin reception/transmission or whether they must remain asserted for the duration of the transparent

frame. Pulse operation allows an uninterrupted stream of data. However, use envelope mode to identify frames of transparent data.

The sampling option determines the delay between \overline{CD} and \overline{CTS} being asserted and the resulting action by the SCC. Assume either that these signals are asynchronous to the data and internally synchronized by the SCC or that they are synchronous to the data with faster operation. This option allows \overline{RTS} of one SCC to be connected to \overline{CD} of another SCC and to have the data synchronized and bit aligned. It is also an option to link the transmitter synchronization to the receiver synchronization. Diagrams for the pulse/envelope and sampling options are shown in Section 24.4, “Achieving Synchronization in Transparent Mode.”

24.4.1.2.1 External Synchronization Example

Figure 24-1 shows synchronization using external signals.



Notes:

1. Each PowerQUICC II generates its own transmit clocks. If the transmit and receive clocks are the same, one PowerQUICC II can generate transmit and receive clocks for the other PowerQUICC II. For example, CLKx on PowerQUICC II (B) could be used to clock the transmitter and receiver.
2. \overline{CTS} should be configured as always asserted in the parallel I/O or connected to ground externally.
3. The required GSMR configurations are DIAG= 00, CTSS=1, CTSP is a “don't care”, CDS=1, CDP=0, TTX=1, and TRX=1. REVD and TCRC are application-dependent.
4. The transparent frame contains a CRC if TxBD[TC] is set.

Figure 24-1. Sending Transparent Frames between PowerQUICC IIs

PowerQUICC II(A) and PowerQUICC II(B) exchange transparent frames and synchronize each other using \overline{RTS} and \overline{CD} . However, \overline{CTS} is not required because transmission begins at any time. Thus, \overline{RTS} is connected directly to the other PowerQUICC II \overline{CD} pin. GSMR_H[RSYN] is not used and transmission and reception from each PowerQUICC II are independent.

24.4.1.3 Transparent Mode without Explicit Synchronization

If there is no need to synchronize the transparent controller at a specific point, the user can ‘fake’ synchronization in one of the following ways:

- Tie a parallel I/O pin to the $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ lines. Then, after enabling the receiver and transmitter, provide a falling edge by manipulating the I/O pin in software.
- Enable the receiver and transmitter for the SCC in loopback mode and then change `GSMR_L[DIAG]` to 0b00 while the transmitter and receiver are enabled.

24.4.2 Synchronization and the TSA

A transparent-mode SCC using the time-slot assigner can synchronize either on a user-defined inline pattern or by inherent synchronization.

Note that when using the TSA, a newly-enabled transmitter sends from 10 to 15 frames of idles before sending the actual transparent data due to startup requirements of the TDM. Therefore, when loopback testing through the TDM, expect to receive several bytes of 0xFF before the actual data.

24.4.2.1 Inline Synchronization Pattern

The receiver can be programmed to begin receiving data into the receive buffers only after a specified data pattern arrives. To synchronize on an inline pattern:

- Set `GSMR_H[SYNL]`.
- Program the DSR with the desired pattern.
- Clear `GSMR_H[CDP]`.
- Set `GSMR_H[CTSP, CTSS, CDS]`.

If `GSMR_H[TXSY]` is also used, the transmitter begins transmission eight clocks after the receiver achieves synchronization.

24.4.2.2 Inherent Synchronization

Inherent synchronization assumes synchronization by default when the channel is enabled; all data sent from the TDM to the SCC is received. To implement inherent synchronization:

- Set `GSMR_H[CDP, CDS, CTSP, CTSS]`.

If these bits are not set, the received bit stream will be bit-shifted. The SCC loses the first received bit because $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ are treated as asynchronous signals.

24.4.3 End of Frame Detection

An end of frame cannot be detected in the transparent data stream since there is no defined closing flag in transparent mode. Therefore, if framing is needed, the user must use the $\overline{\text{CD}}$ line to alert the transparent controller of an end of frame.

24.5 CRC Calculation in Transparent Mode

The CRC calculations follow the ITU/IEEE standard. The CRC is calculated on the transmitted data stream; that is, from lsb to msb for non-bit-reversed (GSMR_H[REVD] = 0) and from msb to lsb for bit-reversed (GSMR_H[REVD] = 1) transmission. The appended CRC is sent msb to lsb. When receiving, the CRC is calculated as the incoming bits arrive. The optional reversal of data (GSMR_H[REVD] = 1) is done just before data is stored in memory (after the CRC calculation).

24.6 SCC Transparent Parameter RAM

For transparent mode, the protocol-specific area of the SCC parameter RAM is mapped as in [Table 24-2](#).

Table 24-2. SCC Transparent Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x 30	CRC_P	Long	CRC preset for totally transparent. For the 16-bit CRC-CCITT, initialize with 0x0000_FFFF. For the 32-bit CRC-CCITT, initialize with 0xFFFF_FFFF and for the CRC-16, initialize with ones (0x0000_FFFF) or zeros (0x0000_0000).
0x 34	CRC_C	Long	CRC constant for totally transparent receiver. For the 16-bit CRC-CCITT, initialize with 0x0000_F0B8. For the 32-bit CRC-CCITT, CRC_C initialize with 0xDEBB_20E3 and for the CRC-16, which is normally used with BISYNC, initialize with 0x0000_0000.

¹ From SCC base address. See [Section 20.3.1, “SCC Base Addresses.”](#)

CRC_P and CRC_C overlap with the CRC parameters for the HDLC-based protocols. However, this overlap is not detrimental since the CRC constant is used only for the receiver and the CRC preset is used only for the transmitter, so only one entry is required for each. Thus, the user can choose an HDLC transmitter with a transparent receiver or a transparent transmitter with an HDLC receiver.

24.7 SCC Transparent Commands

The following transmit and receive commands are issued to the CP command register. [Table 24-3](#) describes transmit commands.

Table 24-3. Transmit Commands

Command	Description
STOP TRANSMIT	After hardware or software is reset and the channel is enabled in the GSMR, the channel is in transmit enable mode and starts polling the first BD every 64 clocks (or immediately if TODR[TOD] = 1). STOP TRANSMIT disables frame transmission on the transmit channel. If the transparent controller receives the command during frame transmission, transmission is aborted after a maximum of 64 additional bits and the transmit FIFO is flushed. The current TxBD pointer (TBPTR) is not advanced, no new BD is accessed and no new buffers are sent for this channel. The transmitter will send idles.
GRACEFUL STOP TRANSMIT	Stops transmission smoothly, rather than abruptly, in much the same way that the regular STOP TRANSMIT command stops. It stops transmission after the current frame finishes or immediately if no frame is being sent. A transparent frame is not complete until a BD with TxBD[L] set has its buffer completely sent. SCCE[GRA] is set once transmission stops; transmit parameters and their BDs can then be modified. The current TxBD pointer (TBPTR) advances to the next TxBD in the table. Transmission resumes once TxBD[R] is set and a RESTART TRANSMIT command is issued.

Table 24-3. Transmit Commands (continued)

Command	Description
RESTART TRANSMIT	Reenables transmission of characters on the transmit channel. The transparent controller expects it after a STOP TRANSMIT command is issued (at which point the channel is disabled in SCCM), after a GRACEFUL STOP TRANSMIT command is issued, or after a transmitter error. The transparent controller resumes transmission from the current TBPTR in the channel TxBD table.
INIT TX PARAMETERS	Initializes all transmit parameters in the serial channel parameter RAM to reset state. Issue only when the transmitter is disabled. INIT TX AND RX PARAMETERS resets receive and transmit parameters.

Table 24-4 describes receive commands.

Table 24-4. Receive Commands

Command	Description
ENTER HUNT MODE	After hardware or software is reset and the channel is enabled, the channel is in receive enable mode and uses the first BD in the table. ENTER HUNT MODE forces the transparent receiver to the current frame and enter hunt mode where the transparent controller waits for the synchronization sequence. After receiving the command, the current buffer is closed. Further data reception uses the next BD.
CLOSE RXBD	Forces the SCC to close the RxBD if it is being used and to use the next BD for any subsequently received data. If the SCC is not receiving data, no action is taken by this command.
INIT RX PARAMETERS	Initializes all receive parameters in this serial channel parameter RAM to reset state. Issue only when the receiver is disabled. INIT TX AND RX PARAMETERS resets receive and transmit parameters.

24.8 Handling Errors in the Transparent Controller

The SCC reports message reception and transmission errors using the channel buffer descriptors, the error counters, and SCCE. Table 24-5 describes transmit errors.

Table 24-5. Transmit Errors

Error	Description
Transmitter Underrun	When this occurs, the channel stops sending the buffer, closes it, sets TxBD[UN], and generates a TXE interrupt if it is enabled. Transmission resumes after a RESTART TRANSMIT command is received. Underrun occurs after a transmit frame for which TxBD[L] was not set. In this case, only SCCE[TXE] is set. Underrun cannot occur between transparent frames.
CTS Lost During Message Transmission	When this occurs, the channel stops sending the buffer, closes it, sets TxBD[CT], and generates the TXE interrupt if it is enabled. The channel resumes sending after RESTART TRANSMIT is received.

Table 24-6 describes receive errors.

Table 24-6. Receive Errors

Error	Description
Overrun	The SCC maintains a receive FIFO. The CPM starts programming the SDMA channel if the buffer is in external memory and updating the CRC when 8 or 32 bits are received in the FIFO as determined by GSMDR_H[RFW]. If a FIFO overrun occurs, the SCC writes the received byte over the previously received byte. The previous character and its status bits are lost. Afterwards, the channel closes the buffer, sets OV in the BD, and generates the RXB interrupt if it is enabled. The receiver immediately enters hunt mode.
\overline{CD} Lost During Message Reception	When this occurs, the channel stops receiving messages, closes the buffer, sets RxBd[CD], and generates the RXB interrupt if it is enabled. This error has highest priority. The rest of the message is lost, and no other errors are checked in the message. The receiver immediately enters hunt mode.

24.9 Transparent Mode and the PSMR

The protocol-specific mode register (PSMR) is not used by the transparent controller because all transparent mode selections are made in the GSMDR. If only half of an SCC (transmitter or receiver) is running the transparent protocol, the other half (receiver or transmitter) can support another protocol. In such a case, use the PSMR for the non-transparent protocol.

24.10 SCC Transparent Receive Buffer Descriptor (RxBd)

The CPM reports information about the received data for each buffer using an RxBd, closes the current buffer, generates a maskable interrupt, and starts receiving data into the next buffer after one of the following occurs:

- An error is detected.
- A full receive buffer is detected.
- An ENTER HUNT MODE command is issued.
- A CLOSE RxBd command is issued.

Figure 24-2 displays an SCC transparent receive buffer descriptor.




Figure 24-2. SCC Transparent Receive Buffer Descriptor (RxBd)

Table 24-7 describes RxBd status and control fields.

Table 24-7. SCC Transparent RxBD Status and Control Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or stopped receiving data because an error occurred. The core can read or write to any fields of this RxBD. The CPM does not use this BD when RxBD[E] is zero. 1 The buffer is not full. This RxBD and buffer are owned by the CPM. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM receives data into the first BD that RBASE points to. The number of BDs in this table is determined only by RxBD[W] and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is used. 1 When this buffer is closed by the transparent controller, the SCCE[RXB] is set. SCCE[RXB] can cause an interrupt if it is enabled.
4	L	Last in frame. Set by the transparent controller when this buffer is the last in a frame, which occurs when \overline{CD} is negated (if GSMR_H[CDP] = 0) or an error is received. If an error is received, one or more of RxBD[OV, CD, DE] are set. Note that the SCC transparent controller writes the number of buffer (not frame) octets to the last BD's data length field. 0 Not the last buffer in a frame. 1 Last buffer in a frame.
5	F	First in frame. The transparent controller sets F when this buffer is the first in the frame: 0 Not the first buffer in a frame. 1 First buffer in a frame.
6	CM	Continuous mode. 0 Normal operation. 1 The CPM does not clear RxBD[E] after this BD is closed, letting the buffer be overwritten when the CPM next accesses this BD. However, RxBD[E] is cleared if an error occurs during reception, regardless of how CM is set.
7	—	Reserved, should be cleared.
8	DE	DPLL error. Set by the transparent controller when a DPLL error occurs as this buffer is received. In decoding modes, where a transition is promised every bit, DE is set when a missing transition occurs. If a DPLL error occurs, no other error checking is performed.
9–10	—	Reserved, should be cleared.
11	NO	Rx non-octet. Set when a frame containing a number of bits not exactly divisible by eight is received.
12	—	Reserved, should be cleared.
13	CR	CRC error indication bits. Indicates that this frame contains a CRC error. The received CRC bytes are always written to the receive buffer. CRC checking cannot be disabled, but it can be ignored.
14	OV	Overflow. Indicates that a receiver overrun occurred during buffer reception.
15	CD	Carrier detect lost. Indicates when \overline{CD} is negated during buffer reception.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) The Rx buffer pointer must be divisible by four, unless GSMR_H[RFW] is set to 8 bits wide, in which case the pointer can be even or odd. The buffer can reside in internal or external memory.

24.11 SCC Transparent Transmit Buffer Descriptor (TxBD)

Data is sent to the CPM for transmission on an SCC channel by arranging it in buffers referenced by the TxBD table. The CPM uses BDs to confirm transmission or indicate error conditions so the processor knows buffers have been serviced. Prepare status and control bits before transmission; they are set by the CPM after the buffer is sent.




Figure 24-3. SCC Transparent Transmit Buffer Descriptor (TxBD)

[Table 24-8](#) describes SCC Transparent TxBD status and control fields.

Table 24-8. SCC Transparent TxBD Status and Control Field Descriptions

Bit	Name	Description
0	R	Ready. 0 The buffer is not ready for transmission. The BD and buffer can be updated. The CPM clears R after the buffer is sent or after an error is encountered. 1 The user-prepared buffer is not sent yet or is being sent. This BD cannot be updated while R = 1.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM receives incoming data into the first BD that TBASE points to. The number of TxBDs in this table is determined only by TxBD[W] and overall space constraints of the dual-port RAM.
3	I	Interrupt. Note that clearing this bit does not disable all SCCE[TXE] events. 0 No interrupt is generated after this buffer is serviced. 1 When the CPM services this buffer, SCCE[TXB] or SCCE[TXE] is set. These bits can cause interrupts if they are enabled.
4	L	Last in message. 0 The last byte in the buffer is not the last byte in the transmitted transparent frame. Data from the next transmit buffer is sent immediately after the last byte of this buffer. 1 The last byte in the buffer is the last byte in the transmitted transparent frame. After this buffer is sent, the transmitter requires synchronization before the next buffer is sent.
5	TC	Transmit CRC. 0 No CRC sequence is sent after this buffer. 1 A frame check sequence defined by GSMR_H[TCRC] is sent after the last byte of this buffer.

Table 24-8. SCC Transparent TxBD Status and Control Field Descriptions (continued) (continued)

Bit	Name	Description
6	CM	Continuous mode. 0 Normal operation. 1 The CPM does not clear TxBD[R] after this BD is closed, so the buffer is automatically resent when the CPM accesses this BD next. However, TxBD[R] is cleared if an error occurs during transmission, regardless of how CM is set.
7–13	—	Reserved, should be cleared.
14	UN	Underrun. Set when the SCC encounters a transmitter underrun condition while sending the buffer.
15	CT	CTS lost. Indicates the \overline{CTS} was lost during frame transmission.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) Although it is never modified by the CP, data length should be greater than zero. The buffer pointer can be even or odd and can reside in internal or external memory.

24.12 SCC Transparent Event Register (SCCE)/Mask Register (SCCM)

When the SCC is in transparent mode, the SCC event register (SCCE) functions as the transparent event register to report events recognized by the transparent channel and to generate interrupts. When an event is recognized, the transparent controller sets the corresponding SCCE bit. Interrupts are enabled by setting, and masked by clearing, the equivalent bits in the transparent mask register (SCCM).

Event bits are reset by writing ones; writing zeros has no effect. All unmasked bits must be reset before the CP clears the internal interrupt request to the SIU interrupt controller. [Figure 24-4](#) shows the event and mask registers.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—				DCC	—		GRA	—		TXE	—	BSY	TXB	RXB	
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4) 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)															

Figure 24-4. SCC Transparent Event Register (SCCE)/Mask Register (SCCM)

[Table 24-9](#) describes SCCE/SCCM fields.

Table 24-9. SCCE/SCCM Field Descriptions ¹

Bit	Name	Description
0–4	—	Reserved, should be cleared. Refer to note 1 below.
5	DCC	DPLL CS changed. Set when the DPLL-generated carrier sense status changes (valid only when the DPLL is used). Real-time status can be read in SCCS. This is not the \overline{CD} status mentioned elsewhere.
6–7	—	Reserved, should be cleared. Refer to note 1 below.

Table 24-9. SCCE/SCCM Field Descriptions (continued)¹

Bit	Name	Description
8	GRA	Graceful stop complete. Set when a graceful stop initiated by completes as soon as the transmitter finishes any frame in progress when the GRACEFUL STOP TRANSMIT command was issued. Immediately if no frame was in progress when the command was issued.
9–10	—	Reserved, should be cleared. Refer to note 1 below.
11	TXE	Tx error. Set when an error occurs on the transmitter channel.
12	—	Reserved, should be cleared. Refer to note 1 below.
13	BSY	Busy condition. Set when a byte or word is received and discarded due to a lack of buffers. The receiver resumes reception after it gets an ENTER HUNT MODE command.
14	TXB	Tx buffer. Set no sooner than when the last bit of the last byte of the buffer begins transmission, assuming L is set in the TxBD. If it is not, TXB is set when the last byte is written to the transmit FIFO.
15	RXB	Rx buffer. Set when a complete buffer was received on the SCC channel, no sooner than two serial clocks after the last bit of the last byte in which the buffer is received on RXD.

¹ Reserved bits in the SCCE should not be masked in the SCCM register.

24.13 SCC Status Register in Transparent Mode (SCCS)

The SCC status register (SCCS) allows monitoring of real-time status conditions on the RXD line. The real-time status of \overline{CTS} and \overline{CD} are part of the parallel I/O.

	0	1	2	3	4	5	6	7	
Field	—					CS		—	
Reset	0000_0000								
R/W	R								
Addr	0x0x11A17 (SCCS1); 0x0x11A37 (SCCS2); 0x0x11A57 (SCCS3); 0x0x11A77 (SCCS4)								

Figure 24-5. SCC Status Register in Transparent Mode (SCCS)

Table 24-10 describes SCCS fields.

Table 24-10. SCCS Field Descriptions

Bit	Name	Description
0–5	—	Reserved, should be cleared.
6	CS	Carrier sense (DPLL). Shows the real-time carrier sense of the line as determined by the DPLL. 0 The DPLL does not sense a carrier. 1 The DPLL senses a carrier.
7	—	Reserved, should be cleared.

24.14 SCC2 Transparent Programming Example

The following initialization sequence enables the transmitter and receiver, which operate independently of each other. They implement the connection shown on PowerQUICC II(B) in Figure 24-1.

The transmit and receive clocks are externally provided to PowerQUICC II(B) using CLK3. SCC2 is used. The transparent controller is configured with the $\overline{\text{RTS2}}$ and $\overline{\text{CD2}}$ pins active and $\overline{\text{CTS2}}$ is configured to be grounded internally. A 16-bit CRC-CCITT is sent with each transparent frame. The FIFOs are configured for fast operation.

1. Configure port D pins to enable TXD2 and RXD2. Set PPARD[27,28] and PDIRD[27] and clear PDIRD[28] and PSORD[27,28].
2. Configure ports C and D pins to enable $\overline{\text{RTS2}}$, $\overline{\text{CTS2}}$ and $\overline{\text{CD2}}$. Set PPARD[26], PPARC[12,13] and PDIRD[26] and clear PDIRC[12,13], PSORC[12,13] and PSORD[26].
3. Configure port C pin 29 to enable the CLK3 pin. Set PPARC[29] and clear PDIRC[29] and PSORC[29].
4. Connect CLK3 to SCC2 using the CPM mux. Program CMXSCR[R2CS] and CMXSCR[T2CS] to 0b110.
5. Connect the SCC2 to the NMSI and clear CMXSCR[SC2].
6. Write RBASE with 0x0000 and TBASE with 0x0008 in the SCC2 parameter RAM to point to one RxBD at the beginning of dual-port RAM followed by one TxBD.
7. Write 0x04A1_0000 to the CPCR to execute INIT RX AND TX PARAMETERS for SCC2.
8. Write 0x0041 to the CPCR to execute INIT RX AND TX PARAMETERS for SCC2.
9. Write RFCR and TFCR with 0x10 for normal operation.
10. Write MRBLR with the maximum number of bytes per receive buffer and assume 16-bytes, so MRBLR = 0x0010.
11. Write CRC_P with 0x0000_FFFF to comply with the 16-bit CRC-CCITT.
12. Write CRC_C with 0x0000_F0B8 to comply with the 16-bit CRC-CCITT.
13. Initialize the RxBD. Assume the Rx buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxBD[Status and Control], 0x0000 to RxBD[Data Length] (optional), and 0x0000_1000 to RxBD[Buffer Pointer].
14. Initialize the TxBD. Assume the Tx buffer is at 0x0000_2000 in main memory and contains five 8-bit characters. Write 0xBC00 to TxBD[Status and Control], 0x0005 to TxBD[Data Length], and 0x0000_2000 to TxBD[Buffer Pointer].
15. Write 0xFFFF to SCCE to clear any previous events.
16. Write 0x0013 to SCCM to enable the TXE, TXB, and RXB interrupts.
17. Write 0x0040_0000 to the SIU interrupt mask register low (SIMR_L) so SCC2 can generate a system interrupt. Initialize SIU interrupt pending register low (SIPNR_L) by writing 0xFFFF_FFFF to it.
18. Write 0x0000_1980 to GSMR_H2 to configure the transparent channel.
19. Write 0x0000_0000 to GSMR_L2 to configure $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ to automatically control transmission and reception (DIAG bits). Normal operation of the transmit clock is used. Note that the transmitter (ENT) and receiver (ENR) are not enabled yet.
20. Write 0x0000_0030 to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write ensures that the ENT and ENR bits are enabled last.


NOTE

After 5 bytes are sent, the Tx buffer is closed and after 16 bytes are received the Rx buffer is closed. Any data received after 16 bytes causes a busy (out-of-buffers) condition since only one RxBD is prepared.

Chapter 25

SCC Ethernet Mode

The Ethernet IEEE 802.3 protocol is a widely used LAN protocol based on the carrier sense multiple access/collision detect (CSMA/CD) approach. Because Ethernet and IEEE 802.3 protocols are similar and can coexist on the same LAN, both are referred to as Ethernet in this manual, unless otherwise noted. [Figure 25-1](#) shows Ethernet and IEEE 802.3 frame structure.



NOTE: The lsb of each octet is transmitted first.

Figure 25-1. Ethernet Frame Structure

The frame begins with a 7-byte preamble of alternating ones and zeros. Because the frame is Manchester encoded, the preamble gives receiving stations a known pattern on which to lock. The start frame delimiter follows the preamble, signifying the beginning of the frame. The 48-bit destination address is next, followed by the 48-bit source address. Original versions of the IEEE 802.3 specification allowed 16-bit addressing, but this addressing has never been widely used and is not supported.

The next field is the Ethernet type field/IEEE 802.3 length field. The type field signifies the protocol used in the rest of the frame and the length field specifies the length of the data portion of the frame. For Ethernet and IEEE 802.3 frames to coexist on the same LAN, the length field of the frame must always be different from any type fields used in Ethernet. This limits the length of the data portion of the frame to 1,500 bytes and total frame length to 1,518 bytes. The last 4 bytes of the frame are the frame check sequence (FCS), a standard 32-bit CCITT-CRC polynomial used in many protocols.

When a station needs to transmit, it checks for LAN activity. When the LAN is silent for a specified period, the station starts sending. At that time, the station continually checks for collisions on the LAN; if one is found, the station forces a jam pattern (all ones) on its frame and stops sending. Most collisions occur close to the beginning of a frame. The station waits a random period of time, called a backoff, before trying to retransmit. Once the backoff time expires, the station waits for silence on the LAN before retransmitting, which is called a retry. If the frame cannot be sent within 15 retries, an error occurs

10-Mbps Ethernet transmits at 0.8 μ s per byte. The preamble plus start frame delimiter is sent in 6.4 μ s. The minimum 10-Mbps Ethernet interframe gap is 9.6 μ s and the slot time is 52 μ s.

25.1 Ethernet on the PowerQUICC II

Setting `GSMR[MODE]` to `0b1100` selects Ethernet. The SCC performs the full set of IEEE 802.3/Ethernet CSMA/CD media access control and channel interface functions.




Figure 25-2. Ethernet Block Diagram

The PowerQUICC II Ethernet controller requires an external serial interface adaptor (SIA) and transceiver function to complete the interface to the media.

Although the PowerQUICC II contains DPLLs that allow Manchester encoding and decoding, these DPLLs were not designed for Ethernet rates. Therefore, the PowerQUICC II Ethernet controller bypasses the on-chip DPLLs and uses the external system interface adaptor on the EEST instead. The on-chip DPLL cannot be used for low-speed (1-Mbps) Ethernet either because it cannot properly detect start-of-frame or end-of-frame.

Note that the CPM of the PowerQUICC II requires a minimum system clock frequency of 24 MHz to support Ethernet.

25.2 Features

The following list summarizes the main features of the SCC in Ethernet mode:

- Performs MAC layer functions of Ethernet and IEEE 802.3
- Performs framing functions
 - Preamble generation and stripping
 - Destination address checking
 - CRC generation and checking
 - Automatically pads short frames on transmit
 - Framing error (dribbling bits) handling
- Full collision support
 - Enforces the collision (jamming)
 - Truncated binary exponential backoff algorithm for random wait

- Two nonaggressive backoff modes
- Automatic frame retransmission (until the attempt limit is reached)
- Automatic discard of incoming collided frames
- Delay transmission of new frames for specified interframe gap
- Maximum 10 Mbps bit rate
- Optional full-duplex support
- Back-to-back frame reception
- Detection of receive frames that are too long
- Multibuffer data structure
- Supports 48-bit addresses in three modes
 - Physical: One 48-bit address recognized or 64-bin hash table for physical addresses
 - Logical: 64-bin group address hash table plus broadcast address checking
 - Promiscuous: Receives all addresses, but discards frame if REJECT is asserted
- External content-addressable memory (CAM) support on serial bus interfaces
- Up to eight parallel I/O pins can be sampled and appended to any frame
- Optional heartbeat indication
- Transmitter network management and diagnostics
 - Lost carrier sense
 - Underrun
 - Number of collisions exceeded the maximum allowed
 - Number of retries per frame
 - Deferred frame indication
 - Late collision
- Receiver network management and diagnostics
 - CRC error indication
 - Nonoctet alignment error
 - Frame too short
 - Frame too long
 - Overrun
 - Busy (out of buffers)
- Error counters
 - Discarded frames (out of buffers or overrun occurred)
 - CRC errors
 - Alignment errors
- Internal and external loopback mode

25.3 Connecting the PowerQUICC II to Ethernet


The basic interface to the external SIA chip consists of the following Ethernet signals:

- Receive clock (RCLK)—a CLK_x signal routed through the bank of clocks on the PowerQUICC II.
- Transmit clock (TCLK)—a CLK_x signal routed through the bank of clocks on the PowerQUICC II. Note that RCLK and TCLK should not be connected to the same CLK_x since the SIA provides separate transmit and receive clock signals.
- Transmit data (TXD)—the PowerQUICC II TXD signal.
- Receive data (RXD)—the PowerQUICC II RXD signal.

The following signals take on different functionality when the SCC is in Ethernet mode:

- Transmit enable (TENA)— \overline{RTS} becomes TENA. The polarity of TENA is active high, whereas the polarity of \overline{RTS} is active low.
- Receive enable (RENA)— \overline{CD} becomes RENA.
- Collision (CLSN)— \overline{CTS} becomes CLSN. The carrier sense signal is referenced in Ethernet descriptions because it indicates when the LAN is in use. Carrier sense is defined as the logical OR of RENA and CLSN.

Figure 25-3. shows the basic components and signals required to make an Ethernet connection between the PowerQUICC II and EEST.



NOTE: Short Tx frames are padded automatically by the PowerQUICC II.

Figure 25-3. Connecting the PowerQUICC II to Ethernet

The EEST has similar names for its connection to the above seven PowerQUICC II signals. The EEST also provides a loopback input so the PowerQUICC II can perform external loopback testing, which can be controlled by any available PowerQUICC II parallel I/O signal. The passive components needed to

connect to AUI or twisted-pair media are external to the EEST. The MC68160 documentation describes EEST connection circuits.

The PowerQUICC II uses SDMA channels to store bytes received after the start frame delimiter in system memory. When sending, provide the destination address, source address, type/length field, and the transmit data. To meet minimum frame requirements, the PowerQUICC II pads frames with fewer than 46 bytes in the data field and appends the FCS to the frame.

25.4 SCC Ethernet Channel Frame Transmission

The Ethernet transmitter works with almost no core intervention. When the core enables the transmitter, the SCC polls the first TxBD in the table every 128 serial clocks. Setting TODR[TOD] lets the next frame be sent without waiting for the next poll.

To begin transmission, the SCC in Ethernet mode (called the Ethernet controller) fetches data from the buffer, asserts TENA to the EEST, and starts sending the preamble sequence, the start frame delimiter, and frame information. If the line is busy, it waits for carrier sense to remain inactive for 6.0 μ s, at which point it waits an additional 3.6 μ s before it starts sending (9.6 μ s after carrier sense originally became inactive).

If a collision occurs during frame transmission, the Ethernet controller follows a specified backoff procedure and tries to retransmit the frame until the retry limit threshold is reached. The Ethernet controller stores the first 5 to 8 bytes of the transmit frame in dual-port RAM so they need not be retrieved from system memory in case of a collision. This improves bus usage and latency when the backoff timer output requires an immediate retransmission. If a collision occurs during frame transmission, the controller returns to the first buffer for a retransmission. The only restriction is that the first buffer must contain at least 9 bytes.

NOTE

If an Ethernet frame consists of multiple buffers, do not reuse the first BD until the CPM clears the R bit of the last BD.

When the end of the current BD is reached and TxBD[L] is set, the FCS bytes are appended (if the TC bit is set in the TxBD), and TENA is negated. This notifies the EEST of the need to generate the illegal Manchester encoding that marks the end of an Ethernet frame. After CRC transmission, the Ethernet controller writes the frame status bits into the BD and clears the R bit. When the end of the current BD is reached and the L bit is not set, only the R bit is cleared.

In either mode, whether an interrupt is issued depends on how the I bit is set in the TxBD. The Ethernet controller proceeds to the next TxBD. Transmission can be interrupted after each frame, after each buffer, or after a specific buffer is sent. The Ethernet controller can pad characters to short frames. If TxBD[PAD] is set, the frame is padded up to the value of the minimum frame length register (MINFLR).

To send expedited data before previously linked buffers or for error situations, the GRACEFUL STOP TRANSMIT command can be used to rearrange transmit queue before the CPM sends all the frames; the Ethernet controller stops immediately if no transmission is in progress or it will keep sending until the current frame either finishes or terminates with a collision. When the Ethernet controller receives a RESTART TRANSMIT command, it resumes transmission. The Ethernet controller sends bytes least-significant bit first.

25.5 SCC Ethernet Channel Frame Reception

The Ethernet receiver handles address recognition and performs CRC, short frame, maximum DMA transfer, and maximum frame length checking with almost no core intervention. When the core enables the Ethernet receiver, it enters hunt mode as soon as RENA is asserted while CLSN is negated. In hunt mode, as data is shifted into the receive shift register one bit at a time, the register contents are compared to the contents of the SYN1 field in the data synchronization register (DSR). This compare function becomes valid a certain number of clocks after the start of the frame (depending on PSMR[NIB]). If the two are not equal, the next bit is shifted in and the comparison is repeated. If a double-zero or double-one fault is detected between bits 14 to 21 from the first received preamble bit, the frame is rejected. If a double-zero fault is detected after 21 bits from the first received preamble bit and before detection of the start frame delimiter (SFD), the frame is also rejected. When the incoming pattern is not rejected and matches the DSR, the SFD has been detected; hunt mode is terminated and character assembly begins.

When the receiver detects the first bytes of the frame, the Ethernet controller performs address recognition on the frame. The receiver can receive physical (individual), group (multicast), and broadcast addresses. Ethernet receive frame data is not written to memory until the internal address recognition process completes, which improves bus usage with frames not addressed to this station.

If a match is found, the Ethernet controller fetches the next RxBd and, if it is empty, starts transferring the incoming frame to the RxBd associated data buffer. If a collision is detected during the frame, the RxBds associated with this frame are reused. Thus, there will be no collision frames presented to you except late collisions, which indicate serious LAN problems. When the data buffer has been filled, the Ethernet controller clears the E bit in the RxBd and generates an interrupt if the I bit is set. If the incoming frame exceeds the length of the data buffer, the Ethernet controller fetches the next RxBd in the table and, if it is empty, continues transferring the rest of the frame to this buffer. The RxBd length is determined by MRBLR in the SCC general-purpose parameter RAM, which should be at least 64 bytes.

During reception, the Ethernet controller checks for a frame that is either too short or too long. When the frame ends, the receive CRC field is checked and written to the buffer. The data length written to the last Bd in the Ethernet frame is the length of the entire frame and it enables the software to correctly recognize the frame-too-long condition.

The Ethernet controller then sets the L bit in the RxBd, writes the other frame status bits into the RxBd, and clears the E bit. Then it generates a maskable interrupt, which indicates that a frame has been received and is in memory. The Ethernet controller then waits for a new frame. It receives serial data least-significant bit first.

25.6 The Content-Addressable Memory (CAM) Interface

The Ethernet controller has one option for connecting to an external CAM—a serial interface. The reject signal (REJECT) is used to signify that the current frame should be discarded. The PowerQUICC II's internal address recognition logic can be used in combination with an external CAM. See [Section 25.10, “SCC Ethernet Address Recognition.”](#)

The PowerQUICC II outputs a receive start (RSTRT) signal when the start frame delimiter is recognized. This signal is asserted for one bit time on the second destination address bit. The CAM control logic uses RSTRT (in combination with the RXD and RCLK signals) to store the destination or source address and

generate writes to the CAM for address recognition. In addition, the RENA signal supplied from the SIA can be used to abort the comparison if a collision occurs on the receive frame.

After the comparison, the CAM control logic asserts the receive reject signal ($\overline{\text{REJECT}}$), if the current receive frame is rejected. The PowerQUICC II's Ethernet controller then immediately stops writing data to system memory and reuses the buffer(s) for the next frame. If the CAM accepts the frame, the CAM control logic does nothing ($\overline{\text{REJECT}}$ is not asserted). However, if $\overline{\text{REJECT}}$ is asserted, it must be done prior to the end of the receive frame.

NOTE

The bus atomicity mechanism for CAM accesses may not function correctly when the CPM performs a DMA access to an external CAM device. This only impacts systems in which multiple CPMs will access the CAM.

25.7 SCC Ethernet Parameter RAM

For Ethernet mode, the protocol-specific area of the SCC parameter RAM is mapped as in [Table 25-1](#).

Table 25-1. SCC Ethernet Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x30	C_PRES	Word	Preset CRC. For the 32-bit CRC-CCITT, initialize to 0xFFFFFFFF.
0x34	C_MASK	Word	Constant mask for CRC. For the 32-bit CRC-CCITT, initialized to 0xDEBB20E3.
0x38	CRCEC	Word	CRC error, alignment error, and discard frame counters. The CPM maintains these 32-bit (modulo 2^{32}) counters that can be initialized while the channel is disabled. CRCEC is incremented for each received frame with a CRC error, not including frames not addressed to the controller, frames received in the out-of-buffers condition, frames with overrun errors, or frames with alignment errors. ALEC is incremented for frames received with dribbling bits, but does not include frames not addressed to the controller, frames received in the out-of-buffers condition, or frames with overrun errors. DISFC is incremented for frames discarded because of the out-of-buffers condition or an overrun error. The CRC does not have to be correct for DISFC to be incremented.
0x3C	ALEC		
0x40	DISFC		
0x44	PADS	Hword	Short frame PAD character. Write the pad character pattern to be sent when short frame padding is implemented into PADS. The pattern may be of any value, but both the high and low bytes should be the same.
0x46	RET_LIM	Hword	Retry limit. Number of retries (typically 15 decimal) that can be made to send a frame. An interrupt can be generated if the limit is reached.
0x48	RET_CNT	Hword	Retry limit counter. Temporary down-counter for counting retries.
0x4A	MFLR	Hword	Maximum frame length register (Typically 1518 decimal). The Ethernet controller checks the length of an incoming Ethernet frame against this limit. If it is exceeded, the rest of the frame is discarded and LG is set in the last BD of that frame. The controller reports frame status and length in the last BD. MFLR is defined as all in-frame bytes between the start frame delimiter and the end of the frame.

Table 25-1. SCC Ethernet Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x4C	MINFLR	Hword	Minimum frame length register. The Ethernet controller checks the incoming frame's length against MINFLR (typically 64 decimal). If the received frame is smaller than MINFLR, it is discarded unless PSMR[RSH] is set, in which case, SH is set in the last BD for the frame. For transmitting a frame that is too short, the Ethernet controller pads the frame to make it MINFLR bytes long, depending on how PAD is set in the TxBD and on the PAD value in the parameter RAM.
0x4E	MAXD1	Hword	Max DMA _n length register. Gives the option to stop system bus writes after a frame exceeds a certain size. However, this value is valid only if an address match is found. The Ethernet controller checks the length of an incoming Ethernet frame against this user-defined value (usually 1520 decimal). If this limit is exceeded, the rest of the incoming frame is discarded. The Ethernet controller waits until the end of the frame or until MFLR bytes are received and reports the frame status and the frame length in the last RxBD. MAXD1 is used when an address matches an individual or group address. MAXD2 is used in promiscuous mode when no address match is detected. In a monitor station, MAXD2 can be much less than MAXD1 to receive entire frames addressed to this station, but only the headers of the other frames are received.
0x50	MAXD2	Hword	
0x52	MAXD	Hword	Rx max DMA.
0x54	DMA_CNT	Hword	Rx DMA counter. A temporary down-counter used to track frame length.
0x56	MAX_B	Hword	Maximum BD byte count.
0x58	GADDR1	Hword	Group address filter 1–4. Used in the hash table function of the group addressing mode. Write zeros to these values after reset and before the Ethernet channel is enabled to disable all group hash address recognition functions. The SET GROUP ADDRESS command is used to enable the hash table.
0x5A	GADDR2		
0x5C	GADDR3		
0x5E	GADDR4		
0x60	TBUF0_DATA0	Word	Save area 0—current frame.
0x64	TBUF0_DATA1	Word	Save area 1—current frame.
0x68	TBUF0_RBA0	Word	
0x6C	TBUF0_CRC	Word	
0x70	TBUF0_BCNT	Hword	
0x72	PADDR1_H	Hword	The 48-bit individual address of this station into this location. PADDR1_L is the lowest order hword and PADDR1_H is the highest order hword.
0x74	PADDR1_M		
0x76	PADDR1_L		
0x78	P_PER	Hword	Persistence. Lets the Ethernet controller be less aggressive after a collision. Normally, 0x0000. It can be a value between 1 and 9 (1 is most aggressive). The value is added to the retry count in the backoff algorithm to reduce the chance of transmission on the next time slot. Note: Using P_PER is fully allowed in the Ethernet/802.3 specifications. A less aggressive backoff algorithm used by multiple stations on a congested Ethernet LAN increases overall throughput by reducing the chance of collision. PSMR[SBT] offers another way to reduce the aggressiveness of the Ethernet controller.
0x7A	RFBD_PTR	Hword	Rx first BD pointer.

Table 25-1. SCC Ethernet Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x7C	TFBD_PTR	Hword	Tx first BD pointer.
0x7E	TLBD_PTR	Hword	Tx last BD pointer.
0x80	TBUF1_DATA0	Word	Save area 0—next frame.
0x84	TBUF1_DATA1	Word	Save area 1—next frame.
0x88	TBUF1_RBA0	Word	
0x8C	TBUF1_CRC	Word	
0x90	TBUF1_BCNT	Hword	
0x92	TX_LEN	Hword	Tx frame length counter.
0x94	IADDR1	Hword	Individual address filter 1–4. Used in the hash table function of the individual addressing mode. Zeros can be written to these values after reset and before the Ethernet channel is enabled to disable all individual hash address recognition functions. The SET GROUP ADDRESS command is used to enable the hash table.
0x96	IADDR2		
0x98	IADDR3		
0x9A	IADDR4		
0x9C	BOFF_CNT	Hword	Backoff counter.
0x9E	TADDR_H	Hword	Allows addition and deletion of addresses from individual and group hash tables. After placing an address in TADDR, issue a SET GROUP ADDRESS command. TADDR_L (temp address low) is the least-significant half word and TADDR_H (temp address high) is the most-significant half word.
0x A0	TADDR_M		
0x A2	TADDR_L		

¹ From SCC base address. See [Section 20.3.1, “SCC Base Addresses.”](#)

25.8 Programming the Ethernet Controller

The core configures the SCC to operate as an Ethernet controller by setting GSMR[MODE] to 0b1100. Receive and transmit errors are reported through RxBD and TxBD. Several GSMR fields must be programmed to special values for Ethernet. Set DSR[SYN1] to 0x55 and DSR[SYN2] to 0xD5. The 6 bytes of preamble programmed in the GSMR, in combination with the DSR programming, causes 8 bytes of preamble on transmit (including the 1-byte start delimiter with the value 0xD5).

25.9 SCC Ethernet Commands

Transmit and receive commands are issued to the CP command register (CPCR). [Table 25-2](#) describes transmit commands.

Table 25-2. Transmit Commands

Command	Description
STOP TRANSMIT	When used with the Ethernet controller, this command violates a specific behavior of an Ethernet/IEEE 802.3 station. It should not be used.
GRACEFUL STOP TRANSMIT	Used to ensure that transmission stops smoothly after the current frame finishes or has a collision. SCCE[GRA] is set once transmission stops, at which point Ethernet transmit parameters and their BDs can be updated. TBPTR points to the next TxBD. Transmission begins once the R bit of the next BD is set and a RESTART TRANSMIT command is issued. Note that if GRACEFUL STOP TRANSMIT is issued and the current frame ends in a collision, TBPTR points to the start of the collided frame with the R bit still set in the BD. The frame looks as if it was never sent.
RESTART TRANSMIT	Enables transmission of characters on the transmit channel. The Ethernet controller expects it after a GRACEFUL STOP TRANSMIT command is issued or a transmitter error. The Ethernet controller resumes transmission from the current TBPTR in the channel TxBD table.
INIT TX PARAMETERS	Initializes transmit parameters in this serial channel parameter RAM to reset state. Issue only when the transmitter is disabled. INIT TX and RX PARAMETERS resets both transmit and receive parameters.

Table 25-3 describes receive commands.

Table 25-3. Receive Commands

Command	Description
ENTER HUNT MODE	After hardware or software is reset and the channel is enabled in GSMR_L, the channel is in receive enable mode and uses the first BD in the table. The receiver then enters hunt mode, waiting for an incoming frame. The ENTER HUNT MODE command is generally used to force the Ethernet receiver to stop receiving the current frame and enter hunt mode, in which the Ethernet controller continually scans the input data stream for a transition of carrier sense from inactive to active and then a preamble sequence followed by the start frame delimiter. After receiving the command, the buffer is closed and the CRC calculation is reset. The next RxBD is used to receive more frames.
CLOSE RXBD	Should not be used with the Ethernet controller.
INIT RX PARAMETERS	Initializes receive parameters in this serial channel parameter RAM to their reset state. Issue it only when the receiver is disabled. INIT TX and RX PARAMETERS resets receive and transmit parameters.
SET GROUP ADDRESS	Used to set one of the 64 bits of the four individual/group address hash filter registers. The address to be added to the hash table should be written to TADDR_L, TADDR_M, and TADDR_H in the parameter RAM before executing this command. The CP uses an individual address if the I/G bit in the address stored in TADDR is 0; otherwise, it uses a group address. This command can be executed at any time, regardless of whether the Ethernet channel is enabled. To delete an address from the hash table, disable the Ethernet channel, clear the hash table registers, and execute this command for the remaining addresses. Do not simply clear the channel's associated hash table bit because the hash table may have multiple addresses mapped to the same hash table bit.

NOTE

After a CPM reset via CPCR[RST], the Ethernet transmit enable (TENA) signal defaults to its \overline{RTS} , active-low functionality. To prevent false TENA assertions to an external transceiver, configure TENA as an input before issuing a CPM reset. See step 3 in [Section 25.21, “SCC Ethernet Programming Example.”](#)

25.10 SCC Ethernet Address Recognition

The Ethernet controller can filter received frames based on different addressing types—physical (individual), group (multicast), broadcast (all-ones group address), and promiscuous. The difference between an individual address and a group address is determined by the I/G bit in the destination address field. A flowchart for address recognition on received frames is shown in Figure 25-4.

In the physical type of address recognition, the Ethernet controller compares the destination address field of the received frame with the user-programmed physical address in PADDR1. Address recognition can be performed on multiple individual addresses using the IADDR1–4 hash table.




Figure 25-4. Ethernet Address Recognition Flowchart

In group address recognition, the controller determines whether the group address is a broadcast address. If broadcast addresses are enabled, the frame is accepted, but if the group address is not a broadcast

address, address recognition can be performed on multiple group addresses using the $GADDR_n$ hash table. In promiscuous mode, the controller receives all incoming frames regardless of their address, unless \overline{REJECT} is asserted.

If an external CAM is used for address recognition, select promiscuous mode; the frame can be rejected by asserting \overline{REJECT} while the frame is being received. The on-chip address recognition functions can be used in addition to the external CAM address recognition functions.

If the external CAM stores addresses that should be rejected rather than accepted, the use of \overline{REJECT} by the CAM should be logically inverted.

25.11 Hash Table Algorithm

Individual and group hash filtering operate using certain processes. The Ethernet controller maps any 48-bit address into one of 64 bins, each represented by a bit stored in $GADDR_x$ or $IADDR_x$. When a SET GROUP ADDRESS command is executed, the Ethernet controller maps the selected 48-bit address into one of the 64 bits by passing the 48-bit address through the on-chip 32-bit CRC generator and selecting 6 bits of the CRC-encoded result to generate a number between 1 and 64. Bits 31–30 of the CRC result select one of the $GADDR_s$ or $IADDR_s$; bits 29–26 of the CRC result indicate the bit in that register.

When the Ethernet controller receives a frame, the same process is used. If the CRC generator selects a bit that is set in the group/individual hash table, the frame is accepted. Otherwise, it is rejected. So, if eight group addresses are stored in the hash table and random group addresses are received, the hash table prevents roughly 56/64 (87.5%) of the group address frames from reaching memory. Frames that reach memory must be further filtered by the processor to determine if they contain one of the eight preferred addresses.

Better performance is achieved by using the group and individual hash tables simultaneously. For instance, if eight group and eight physical addresses are stored in their respective hash tables, 87.5% of all frames are prevented from reaching memory. The effectiveness of the hash table declines as the number of addresses increases. For instance, with 128 addresses stored in a 64-bin hash table, the vast majority of the hash table bits are set, thus preventing a small fraction of the frames from reaching memory.

Hash tables cannot be used to reject frames that match a set of entered addresses because unintended addresses are mapped to the same bit in the hash table.

25.12 Interpacket Gap Time

The receiver receives back-to-back frames with a minimum interpacket spacing of 9.6 μ s. In addition, after the backoff algorithm, the transmitter waits for carrier sense to be negated before resending the frame. Retransmission begins 9.6 μ s after carrier sense is negated if it stays negated for at least 6.4 μ s.

25.13 Handling Collisions

If a collision occurs as a frame is being sent, the Ethernet controller continues sending for at least 32 bit times, thus sending a JAM pattern of 32 ones. If a collision occurs during the preamble sequence, the JAM pattern is sent at the end of the sequence.

If a collision occurs within 64 byte times, the retry process is initiated. The transmitter waits a random number of slot times (512 bit times or 52 μs). If a collision occurs after 64 byte times, no retransmission is performed and the buffer is closed with an LC error indication. If a collision occurs while a frame is being received, reception stops. This error is reported only in the BD if the length of the frame exceeds MINFLR or if PSMR[RSH] = 1.

25.14 Internal and External Loopback

Both internal and external loopback are supported by the Ethernet controller. In loopback mode, both of the SCC FIFOs are used and the channel actually operates in a full-duplex fashion. Both internal and external loopback are configured using combinations of PSMR[LPB] and GSMR[DIAG]. Because of the full-duplex nature of the loopback operation, the performance of other SCCs is degraded.

Internal loopback disconnects the SCC from the serial interface. Receive data is connected to the transmit data and the receive clock is connected to the transmit clock. Both FIFOs are used. Data from the transmit FIFO is received immediately into the receive FIFO. There is no heartbeat check in this mode; configure TENA as a general-purpose output.

In external loopback operation, the Ethernet controller listens for data being received from the EEST at the same time that it is sending.

25.15 Full-Duplex Ethernet Support

To run full-duplex Ethernet, select loopback and full-duplex Ethernet modes in the SCC's protocol-specific mode register, (PSMR[LPB, FDE] = 1). The loopback mode tells the Ethernet controller to accept received frames without signaling a collision. Setting PSMR[FDE] tells the controller that it can send while receiving without waiting for a clear line (carrier sense).

25.16 Handling Errors in the Ethernet Controller

The Ethernet controller reports frame reception and transmission error conditions using channel BDs, error counters, and SCCE. [Table 25-4](#) describes transmission errors.

Table 25-4. Transmission Errors

Error	Description
Transmitter underrun	If this error occurs, the channel sends 32 bits that ensures a CRC error, stops sending the buffer, closes it, sets the UN bit in the TxBD and SCCE[TXE]. The channel resumes transmission after it receives a RESTART TRANSMIT command.
Carrier sense lost during frame transmission	When this error occurs and no collision is found in the frame, the channel sets the CSL bit in the TxBD, sets SCCE[TXE], and continues sending the buffer normally. No retries are performed after this error occurs. Carrier sense is the logical OR of RENA and CLSN.
Retransmission attempts limit expired	The channel stops sending the buffer, closes it, sets the RL bit in the TxBD and SCCE[TXE]. The channel resumes transmission after it receives a RESTART TRANSMIT command.

Table 25-4. Transmission Errors (continued)

Error	Description
Late collision	When this error occurs, the channel stops sending the buffer, closes it, sets SCCE[TXE] and the LC bit in the TxBD. The channel resumes transmission after it receives the RESTART TRANSMIT command. This error is discussed further in the definition of PSMR[LCW].
Heartbeat	Some transceivers have a heartbeat (signal-quality error) self-test. To signify a good self-test, the transceiver indicates a collision to the PowerQUICC II within 20 clocks after the Ethernet controller sends a frame. This heartbeat condition does not imply a collision error, but that the transceiver seems to be functioning properly. If SCCE[HBC] = 1 and the PowerQUICC II does not detect a heartbeat condition after sending a frame, a heartbeat error occurs; the channel closes the buffer, sets the HB bit in the TxBD, and generates the TXE interrupt if it is enabled.

Table 25-5 describes reception errors.

Table 25-5. Reception Errors

Error	Description
Overrun	The Ethernet controller maintains an internal FIFO for receiving data. When it overruns, the channel writes the received byte over the previously received byte. The previous byte and frame status are lost. The channel closes the buffer, sets RxB[OV] and SCCE[RXF], and increments the discarded frame counter (DISFC). The receiver then enters hunt mode.
Busy	A frame was received and discarded because of a lack of buffers. The channel sets SCCE[BSY] and increments DISFC. The receiver then enters hunt mode.
Non-Octet Error (Dribbling Bits)	The Ethernet controller handles up to seven dribbling bits when the receive frame terminates nonoctet aligned. It checks the CRC of the frame on the last octet boundary. If there is a CRC error, a frame nonoctet aligned error is reported, SCCE[RXF] is set, and the alignment error counter is incremented. If there is no CRC error, no error is reported. The receiver then enters hunt mode.
CRC	When a CRC error occurs, the channel closes the buffer, sets SCCE[RXF] and CR in the RxB, and increments the CRC error counter (CRCEC). After receiving a frame with a CRC error, the receiver enters hunt mode. CRC checking cannot be disabled, but CRC errors can be ignored if checking is not required.

25.17 Ethernet Mode Register (PSMR)

In Ethernet mode, the protocol-specific mode register (PSMR), shown in Figure 25-5, is used as the Ethernet mode register.

	0	1	2	3	4	5	6	7	8	9	10	11	12	14	15
Field	HBC	FC	RSH	IAM	CRC		PRO	BRO	SBT	LPB	—	LCW	NIB		FDE
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11A08 (PSMR1); 0x0x11A28 (PSMR2); 0x0x11A48 (PSMR3); 0x0x11A68 (PSMR4)														

Figure 25-5. Ethernet Mode Register (PSMR)

Table 25-6 describes PSMR fields.

Table 25-6. PSMR Field Descriptions

Bits	Name	Description
0	HBC	Heartbeat checking. 0 No heartbeat checking is performed. Do not wait for a collision after transmission. 1 Wait 20 transmit clocks or 2 μ s for a collision asserted by the transceiver after transmission. The HB bit in the TxBD is set if the heartbeat is not heard within 20 transmit clocks.
1	FC	Force collision. 0 Normal operation. 1 The channel forces a collision when each frame is sent. To test collision logic configure the PowerQUICC II in loopback operation. In the end, the retry limit for each transmit frame is exceeded.
2	RSH	Receive short frames. 0 Discard short frames that are not as long as MINFLR. 1 Receive short frames.
3	IAM	Individual address mode. 0 Normal operation. A single 48-bit physical address in PADDR1 is checked when it is received. 1 The individual hash table is used to check all individual addresses that are received.
4–5	CRC	CRC selection. Only CRC = 10 is valid. Complies with Ethernet specifications. 32-bit CCITT-CRC. $X_{32} + X_{26} + X_{23} + X_{22} + X_{16} + X_{12} + X_{11} + X_{10} + X_8 + X_7 + X_5 + X_4 + X_2 + X_1 + 1$.
6	PRO	Promiscuous. 0 Check the destination address of incoming frames. 1 Receive the frame regardless of its address unless $\overline{\text{REJECT}}$ is asserted as it is being received.
7	BRO	Broadcast address. 0 Receive all frames containing the broadcast address. 1 Reject all frames containing the broadcast address, unless PRO = 1.
8	SBT	Stop backoff timer. 0 The backoff timer is functioning normally. 1 The backoff timer for the random wait after a collision is stopped when carrier sense is active. Retransmission is less aggressive than the maximum allowed in IEEE 802.3. The persistence (P_PER) feature in the parameter RAM can be used in combination with or in place of SBT.
9	LPB	Local protect bit 0 Receiver is blocked when transmitter sends (default). 1 Receiver is not blocked when transmitter sends. Must be set for full-duplex operation. For loopback operation, GSMR[DIAG] must be programmed also; see Section 20.1.1, “The General SCC Mode Registers (GSMR1–GSMR4).”
10	—	Reserved. Should be cleared.
11	LCW	Late collision window. 0 A late collision is any collision that occurs at least 64 bytes from the preamble. 1 A late collision is any collision that occurs at least 56 bytes from the preamble.

Table 25-6. PSMR Field Descriptions

Bits	Name	Description
12–14	NIB	Number of ignored bits. Determines how soon after RENA assertion the Ethernet controller should begin looking for the start frame delimiter. Typically NIB = 101 (22 bits). 000 Begin searching 13 bits after the assertion of RENA. 001 Begin searching 14 bits after the assertion of RENA. ... 111 Begin searching 24 bits after the assertion of RENA.
15	FDE	Full duplex Ethernet. 0 Disable full-duplex Ethernet mode. 1 Enable full-duplex Ethernet mode. Note: When FDE = 1, PSMR[LPB] must be set also.

25.18 SCC Ethernet Receive BD

The Ethernet controller uses the RxBD to report on the received data for each buffer.




Figure 25-6. SCC Ethernet RxBD

Table 25-7 describes RxBD status and control fields.

Table 25-7. SCC Ethernet RxBD Status and Control Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or stopped receiving data because an error occurred. The core can read or write any fields of this RxBD. The CPM does not use this BD as long as the E bit is zero. 1 The buffer is not full. The CPM controls this BD and its buffer; do not modify this BD.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM receives incoming data into the first BD that RBASE points to. The number of BDs is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. Note that this bit does not mask SCCE[RXF] interrupts. 0 No SCCE[RXB] interrupt is generated after this buffer is used. 1 SCCE[RXB] or SCCE[RXF] is set when this buffer is used by the Ethernet controller. These two bits can cause interrupts if they are enabled.

Table 25-7. SCC Ethernet RxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
4	L	Last in frame. The Ethernet controller sets this bit when this buffer is the last one in a frame, which occurs when the end of a frame is reached or an error is received. In the case of error, one or more of the CL, OV, CR, SH, NO, and LG bits are set. The Ethernet controller writes the number of frame octets to the data length field. 0 The buffer is not the last one in a frame. 1 The buffer is the last one in a frame.
5	F	First in frame. The Ethernet controller sets this bit when this buffer is the first one in a frame. 0 The buffer is not the first one in a frame. 1 The buffer is the first one in a frame.
6	—	Reserved, should be cleared.
7	M	Miss. (valid only if L = 1) The Ethernet controller sets M for frames that are accepted in promiscuous mode, but are flagged as a miss by internal address recognition. Thus, in promiscuous mode, M determines whether a frame is destined for this station. 0 The frame is received because of an address recognition hit. 1 The frame is received because of promiscuous mode.
8–9	—	Reserved, should be cleared.
10	LG	Rx frame length violation. Set when a frame length greater than the maximum defined for this channel has been recognized. Only the maximum number of bytes allowed is written to the buffer.
11	NO	Rx nonoctet-aligned frame. Set when a frame containing a number of bits not divisible by eight is received. Also, the CRC check that occurs at the preceding byte boundary generated an error.
12	SH	Short frame. Set if a frame smaller than the minimum defined for this channel was recognized. Occurs if PSMR[RSH] = 1.
13	CR	Rx CRC error. set when a frame contains a CRC error.
14	OV	Overrun. Set when a receiver overrun occurs during frame reception.
15	CL	Collision. This frame is closed because a collision occurred during frame reception. CL is set only if a late collision occurs or if PSMR[RSH] is enabled. Late collisions are better defined in PSMR[LCW].

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#) Data length includes the total number of frame octets (including four bytes for CRC).

[Figure 25-7](#) shows an example of how RxBDs are used in receiving.




Figure 25-7. Ethernet Receiving using RxBDs

25.19 SCC Ethernet Transmit Buffer Descriptor

Data is sent to the Ethernet controller for transmission on an SCC channel by arranging it in buffers referenced by the channel TxBD table. The Ethernet controller uses TxBDs to confirm transmission or indicate errors so the core knows buffers have been serviced. Figure 25-8 represents an SCC ethernet transmit buffer descriptor.




Figure 25-8. SCC Ethernet TxBD

Table 25-8 describes TxBD status and control fields.

Table 25-8. SCC Ethernet TxBD Status and Control Field Descriptions

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready for transmission. The user can update this BD or its data buffer. The CPM clears R after the buffer has been sent or after an error occurs. 1 The user-prepared buffer has not been sent or is currently being sent. Do not modify this BD.
1	PAD	Short frame padding. Valid only when L is set. Otherwise, it is ignored. 0 Do not add PADs to short frames. 1 Add PADs to short frames. Pad bytes are inserted until the length of the sent frame equals the MINFLR and they are stored in PADs in the parameter RAM.
2	W	Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM receives incoming data into the first BD that TBASE points to in the table. The number of TxBDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM. Note: The TxBD table must contain more than one BD in Ethernet mode.
3	I	Interrupt. 0 No interrupt is generated after this buffer is serviced. 1 SCCE[TXB] or SCCE[TXE] is set after this buffer is serviced. These bits can cause interrupts if they are enabled.
4	L	Last. 0 Not the last buffer in the transmit frame. 1 Last buffer in the transmit frame.
5	TC	Tx CRC. Valid only when L = 1. Otherwise, it is ignored. 0 End transmission immediately after the last data byte. 1 Transmit the CRC sequence after the last data byte.
6	DEF	Defer indication. The frame was deferred before being sent successfully, that is, the transmitter had to wait for carrier sense before sending because the line was busy. This is not a collision indication; collisions are indicated in RC.
7	HB	Heartbeat. Set when the collision input was not asserted within 20 transmit clocks after transmission. HB cannot be set unless PSMR[HBC] = 1. The SCC writes HB after it finishes sending the buffer.
8	LC	Late collision. Set when a collision occurred after the number of bytes defined for PSMR[LCW] are sent. The Ethernet controller stops sending and writes this bit after it finishes sending the buffer.
9	RL	Retransmission limit. Set when the transmitter fails (Retry Limit + 1) attempts to successfully transmit a message because of repeated collisions on the medium. The Ethernet controller writes this bit after it finishes attempting to send the buffer.

Table 25-8. SCC Ethernet TxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
10–13	RC	Retry count. Indicates the number of retries required before the frame was sent successfully. If RC = 0, the frame was sent correctly the first time. If RC = 15 and RET_LIM = 15 in the parameter RAM, 15 retries were required. Because the counter saturates at 15, if RC = 15 and RET_LIM > 15, then 15 or more retries were required. The controller writes this field after it successfully sends the buffer.
14	UN	Underrun. Set when the Ethernet controller encounters a transmitter underrun while sending the buffer. The Ethernet controller writes UN after it finishes sending the buffer.
15	CSL	Carrier sense lost. Set when carrier sense is lost during frame transmission. The Ethernet controller writes CSL after it finishes sending the buffer.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#)

25.20 SCC Ethernet Event Register (SCCE)/Mask Register (SCCM)

The SCC event register (SCCE) is used as the Ethernet event register to generate interrupts and report events recognized by the Ethernet channel. When an event is recognized, the Ethernet controller sets the corresponding SCCE bit. Interrupts are enabled by setting, and masked by clearing, the equivalent bits in the Ethernet mask register (SCCM). SCCE bits are cleared by writing ones; writing zeros has no effect. All unmasked bits must be cleared before the CPM clears the internal interrupt request. The SCCE/SCCM registers are displayed in [Figure 25-9](#).

	0	7	8	9	10	11	12	13	14	15	
Field	—			GRA	—		TXE	RXF	BSY	TXB	RXB
Reset	0000_0000_0000_0000										
R/W	R/W										
Addr	0x0x11A10 (SCCE1); 0x0x11A30 (SCCE2); 0x0x11A50 (SCCE3); 0x0x11A70 (SCCE4) 0x0x11A14 (SCCM1); 0x0x11A34 (SCCM2); 0x0x11A54 (SCCM3); 0x0x11A74 (SCCM4)										

Figure 25-9. SCC Ethernet Event Register (SCCE)/Mask Register (SCCM)

[Table 25-9](#) describes SCCE and SCCM fields.


Table 25-9. SCCE/SCCM Field Descriptions

Bits	Name	Description
0–7	—	Reserved, should be cleared.
8	GRA	Graceful stop complete. Set as soon the transmitter finishes any frame that was in progress when a GRACEFUL STOP TRANSMIT command was issued. It is set immediately if no frame was in progress.
9–10	—	Reserved, should be cleared.
11	TXE	Set when an error occurs on the transmitter channel.
12	RXF	Rx frame. Set when a complete frame has been received on the Ethernet channel.
13	BSY	Busy condition. Set when a frame is received and discarded due to a lack of buffers.

Table 25-9. SCCE/SCCM Field Descriptions (continued)


Bits	Name	Description
14	TXB	Tx buffer. Set when a buffer has been sent on the Ethernet channel.
15	RXB	Rx buffer. Set when a buffer that was not a complete frame was received on the Ethernet channel.

Figure 25-10 shows an example of interrupts that can be generated in Ethernet protocol.



NOTES:

1. RXB event assumes receive buffers are 64 bytes each.
2. The RENA events, if required, must be programmed in the parallel I/O ports, not in the SCC itself.
3. The RxF interrupt may occur later than RENA due to receive FIFO latency.



NOTES:

1. TXB events assume the frame required two transmit buffers.
2. The GRA event assumes a GRACEFUL STOP TRANSMIT command was issued during frame transmission.
3. The TENA or CLSN events, if required, must be programmed in the parallel I/O ports, not in the SCC itself.

LEGEND:

P = Preamble, SFD = Start frame delimiter, DA and SA = Source/Destination address, T/L = Type/Length, D = Data, CR = CRC bytes

Figure 25-10. Ethernet Interrupt Events Example

Note that the SCC status register (SCCS) cannot be used with the Ethernet protocol. The current state of the RENA and CLSN signals can be found in the parallel I/O ports.

25.21 SCC Ethernet Programming Example

The following is an initialization sequence for the SCC2 in Ethernet mode. The CLK3 pin is used for the Ethernet receiver and CLK4 is used for the transmitter.

1. Configure port D pins to enable TXD2 and RXD2. Set PPARD[27,28] and PDIRD[27] and clear PDIRD[28] and PSORD[27,28].
2. Configure ports C and D pins to enable TENA2 ($\overline{\text{RTS2}}$), CLSN2 ($\overline{\text{CTS2}}$) and RENA2 ($\overline{\text{CD2}}$). Set PPARD[26], PPARC[12,13] and PDIRD[26] and clear PDIRC[12,13], PSORC[12,13] and PSORD[26].
3. Configure port C pins to enable CLK3 and CLK4. Set PPARC[28,29] and clear PDIRC[28,29] and PSORC[28,29].
4. Connect CLK3 to the SCC2 receiver and CLK4 to the transmitter using the CPM mux. Program CMXSCR[R2CS] to 0b110 and CMXSCR[T2CS] to 0b111.
5. Connect the SCC2 to the NMSI and clear CMXSCR[SC2].
6. Write RBASE and TBASE in the SCC2 parameter RAM to point to the RxBd and TxBD in the dual-port RAM. Assuming one RxBd at the beginning of the dual-port RAM and one TxBD following that RxBd, write RBASE with 0x0000 and TBASE with 0x0008.
7. Write 0x04A1_0000 to the PCR to execute an INIT RX AND TX PARAMETERS command for this channel.
8. Clear CRCEC, ALEC, and DISFC for clarity.
9. Write PAD with 0x8888 for the PAD value.
10. Write RET_LIM with 0x000F.
11. Write MFLR with 0x05EE to make the maximum frame size 1518 bytes.
12. Write MINFLR with 0x0040 to make the minimum frame size 64 bytes.
13. Write MAXD1 and MAXD2 with 0x05F0 to make the maximum DMA count 1520 bytes.
14. Clear GADDR1–GADDR4. The group hash table is not used.
15. Write PADDR1_H with 0x0000, PADDR1_M with 0x0000, and PADDR1_L with 0x0040 to configure the physical address.
16. Clear P_PER. It is not used.
17. Clear IADDR1–IADDR4. The individual hash table is not used.
18. Clear TADDR_H, TADDR_M, and TADDR_L for clarity.
19. Initialize the RxBd and assume the Rx data buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxBd[Status and Control], 0x0000 to RxBd[Data Length] (optional), and 0x0000_1000 to RxBd[Buffer Pointer].
20. Initialize the TxBD and assume the Tx data frame is at 0x0000_2000 in main memory and contains fourteen 8-bit characters (destination and source addresses plus the type field). Write 0xFC00 to TxBD[Status and Control], add PAD to the frame and generate a CRC. Then write 0x000D to TxBD[Data Length] and 0x0000_2000 to TxBD[Buffer Pointer].
21. Write 0xFFFF to the SCCE register to clear any previous events.
22. Write 0x001A to the SCCM register to enable the TXE, RXF, and TXB interrupts.

23. Write 0x0040_0000 to the SIU interrupt mask register low (SIMR_L) so the SMC1 can generate a system interrupt. Initialize SIU interrupt pending register low (SIPNR_L) by writing 0xFFFF_FFFF to it.
24. Write 0x0000_0000 to GSMR_H2 to enable normal operation of all modes.
25. Write 0x1088_000C to the GSMR_L2 register to configure $\overline{\text{CTS}}$ (CLSN) and $\overline{\text{CD}}$ (RENA) to automatically control transmission and reception (DIAG bits) and the Ethernet mode. TCI is set to allow more setup time for the EEST to receive the PowerQUICC II transmit data. TPL and TPP are set for Ethernet requirements. The DPLL is not used with Ethernet. Note that the ENT and ENR are not enabled yet.
26. Write 0xD555 to the DSR.
27. Set the PSMR2 to 0x0A0A to configure 32-bit CRC, promiscuous mode, and begin searching for the start frame delimiter 22 bits after RENA2 ($\overline{\text{CD2}}$).
28. Write 0x1088_003C to GSMR_L2 to enable the SCC2 transmitter and receiver. This additional write ensures that ENT and ENR are enabled last.

After 14 bytes and the 46 bytes of automatic pad (plus the 4 bytes of CRC) are sent, the TxBD is closed. Additionally, the receive buffer is closed after a frame is received. Any data received after 1520 bytes or a single frame causes a busy (out-of-buffers) condition because only one RxBd is prepared.

Chapter 26

SCC AppleTalk Mode

AppleTalk is a set of protocols developed by Apple Computer, Inc. to provide a LAN service between Macintosh computers and printers. Although AppleTalk can be implemented over a variety of physical and link layers, including Ethernet, AppleTalk protocols have been most closely associated with the LocalTalk physical and link-layer protocol, an HDLC-based protocol that runs at 230.4 kbps. In this manual, the term ‘AppleTalk controller’ refers to the support that the PowerQUICC II provides for LocalTalk protocol. The AppleTalk controller provides required frame synchronization, bit sequence, preamble, and postamble onto standard HDLC frames. These capabilities, with the use of the HDLC controller in conjunction with DPLL operation in FM0 mode, provide the proper connection formats to the LocalTalk bus.

26.1 Operating the LocalTalk Bus

A LocalTalk frame, shown in [Figure 26-1](#), is basically a modified HDLC frame.

Sync Sequence	HDLC Flags	Destination Address	Source Address	Control Byte	Data (Optional)	CRC-16	Closing Flag	Abort Sequence
> 3 bits	2 or more bytes	1 byte	1 byte	1 byte	0-600 bytes	2 bytes	1 byte	12-18 ones

Figure 26-1. LocalTalk Frame Format

First, a synchronization sequence of more than three bits is sent. This sequence consists of at least one logical one bit (FM0 encoded) followed by two bit times or more of line idle with no particular maximum time specified. The idle time allows LocalTalk equipment to sense a carrier by detecting a missing clock on the line. The remainder of the frame is a typical half-duplex HDLC frame. Two or more flags are sent, allowing bit, byte, and frame delineation or detection. Two bytes of address, destination, and source are sent next, followed by a byte of control and 0–600 data bytes. Next, two bytes of CRC (the common 16-bit CRC-CCITT polynomial referenced in the HDLC standard protocol) are sent. The LocalTalk frame is then terminated by a flag and a restricted HDLC abort sequence. Then the transmitter’s driver is disabled.

The control byte within the LocalTalk frame indicates the type of frame. Control byte values from 0x01–0x7F are data frames; control byte values from 0x80–0xFF are control frames. Four control frames are defined:

- ENQ—Enquiry
- ACK—Enquiry acknowledgment
- RTS—Request to send a data frame
- CTS—Clear to send a data frame

Frames are sent in groups known as dialogs, which are handled by the software. For instance, to transfer a data frame, three frames are sent over the network. An RTS frame (not to be confused with the RS-232

$\overline{\text{RTS}}$ pin) is sent to request the network, a CTS frame is sent by the destination node, and the data frame is sent by the requesting node. These three frames comprise one possible type of dialog. After a dialog begins, other nodes cannot start sending until the dialog is complete. Frames within a dialog are sent with a maximum interframe gap (IFG) of 200 μs . Although the LocalTalk specification does not state it, there is also a minimum recommended IFG of 50 μs . Dialogs must be separated by a minimum interdialog gap (IDG) of 400 μs . In general, these gaps are implemented by the software.

Depending on the protocol, collisions should be encountered only during RTS and ENQ frames. Once frame transmission begins, it is fully sent, regardless of whether it collides with another frame. ENQ frames are infrequent and are sent only when a node powers up and enters the network. A higher-level protocol controls the uniqueness and transmission of ENQ frames.

In addition to the frame fields, LocalTalk requires that the frame be FM0 (differential Manchester space) encoded, which requires one level transition on every bit boundary. If the value to be encoded is a logical zero, FM0 requires a second transition in the middle of the bit time. The purpose of FM0 encoding is to avoid having to transmit clocking information on a separate wire. With FM0, the clocking information is present whenever valid data is present.

26.2 Features

The following list summarizes the features of the SCC in AppleTalk mode:

- Superset of the HDLC controller features
- FM0 encoding/decoding
- Programmable transmission of sync sequence
- Automatic postamble transmission
- Reception of sync sequence does not cause extra SCCE[DCC] interrupts
- Reception is automatically disabled while sending a frame
- Transmit-on-demand feature expedites frames
- Connects directly to an RS-422 transceiver

26.3 Connecting to AppleTalk

As shown in [Figure 26-2](#), the PowerQUICC II connects to LocalTalk, and, using TXD, $\overline{\text{RTS}}$, and RXD, is an interface for the RS-422 transceiver. The RS-422, in turn, is an interface for the LocalTalk connector. Although it is not shown, a passive RC circuit is recommended between the transceiver and connector.




Figure 26-2. Connecting the PowerQUICC II to LocalTalk

The 16× overspeed of a 3.686-MHz clock can be generated from an external frequency source or from one of the baud rate generators if the resulting output frequency is close to a multiple of the 3.686 MHz frequency. The PowerQUICC II asserts $\overline{\text{RTS}}$ throughout the duration of the frame so that $\overline{\text{RTS}}$ can be used to enable the RS-422 transmit driver.

26.4 Programming the SCC in AppleTalk Mode

The AppleTalk controller is implemented by setting certain bits in the HDLC controller. Otherwise, [Chapter 22, “SCC HDLC Mode,”](#) describes how to program the HDLC controller. Use GSMR, PSMR, or TODR to program the AppleTalk controller.

26.4.1 Programming the GSMR

Program the GSMR as described below:

1. Set MODE to 0b0010 (AppleTalk).
2. Set DIAG to 0b00 for normal operation, with $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ grounded or configured for parallel I/O. This causes $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ to be internally asserted to the SCC.
3. Set RDCR and TDCR to (0b10) a 16× clock.
4. Set the TENC and RENC bits to 0b010 (FM0).
5. Clear TEND for default operation.
6. Set TPP to 0b11 for a preamble pattern of all ones.
7. Set TPL to 0b000 to transmit the next frame with no synchronization sequence and to 001 to transmit the next frame with the LocalTalk synchronization sequence. For example, data frames do not require a preceding synchronization sequence. These bits may be modified on-the-fly if the AppleTalk protocol is selected.

8. Clear TINV and RINV so data will not be inverted.
9. Set TSNC to 1.5 bit times (0b10).
10. Clear EDGE. Both the positive and negative edges are used to change the sample point (default).
11. Clear RTSM (default).
12. Set all other bits to zero or default.
13. Set ENT and ENR as the last step to begin operation.

26.4.2 Programming the PSMR

Follow these steps to program the protocol-specific mode register:

1. Set NOF to 0b0001 giving two flags before frames (one opening flag, plus one additional flag).
2. Set CRC 16-bit CRC-CCITT.
3. Set DRT.
4. Set all other bits to zero or default.

For the PSMR definition, see [Section 22.8, “HDLC Mode Register \(PSMR\).”](#)

26.4.3 Programming the TODR

Use the transmit-on-demand (TODR) register to expedite a transmit frame. See [Section 20.1.4, “Transmit-on-Demand Register \(TODR\).”](#)

26.4.4 SCC AppleTalk Programming Example

Except for the previously discussed register programming, use the example in [Section 22.15.6, “HDLC Bus Protocol Programming.”](#)

Chapter 27

Serial Management Controllers (SMCs)

The two serial management controllers (SMCs) are full-duplex ports that can be configured independently to support one of three protocols or modes—UART, transparent, or general-circuit interface (GCI). Simple UART operation is used to provide a debug/monitor port in an application, which allows the SCCs to be free for other purposes. The SMC in UART mode is not as complex as that of the SCC in UART mode. The SMC clock can be derived from one of the internal baud rate generators or from an external clock signal. However, the clock should be a 16× clock.

In totally transparent mode, the SMC can be connected to a TDM channel (such as a T1 line) or directly to its own set of signals. The receive and transmit clocks are derived from the TDM channel, the internal baud rate generators, or from an external 1× clock. The transparent protocol allows the transmitter and receiver to use the external synchronization signal. The SMC in transparent mode is not as complex as that of the SCC in transparent mode.

Each SMC supports the C/I and monitor channels of the GCI bus, for which the SMC connects to a time-division multiplex (TDM) channel in a serial interface (SLx). SMCs support loopback and echo modes for testing. The SMC receiver and transmitter are double-buffered, corresponding to an effective FIFO size (latency) of two characters. [Chapter 15, “Serial Interface with Time-Slot Assigner,”](#) describes GCI interface configuration.

Figure 27-1 shows the SMC block diagram.




Figure 27-1. SMC Block Diagram

The receive data source can be L1RXD if the SMC is connected to a TDM channel of an SLx, or SMRXD if it is connected to the NMSI. The transmit data source can be L1TXD if the SMC is connected to a TDM or SMTXD if it is connected to the NMSI.

If the SMC is connected to a TDM, the SMC receive and transmit clocks can be independent from each other, as defined in [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#) However, if the SMC is connected to the NMSI, receive and transmit clocks must be connected to a single clock source (SMCLK), an internal signal name for a clock generated from the bank of clocks. SMCLK originates from an external signal or one of the four internal baud rate generators.

An SMC connected to a TDM derives a synchronization pulse from the TSA. An SMC connected to the NMSI using transparent protocol can use $\overline{\text{SMSYN}}$ for synchronization to determine when to start a transfer. $\overline{\text{SMSYN}}$ is not used when the SMC is in UART mode.

27.1 Features

The following is a list of the SMC’s main features:

- Each SMC can implement the UART protocol on its own signals
- Each SMC can implement a totally transparent protocol on a multiplexed or nonmultiplexed line. This mode can also be used for a fast connection between PowerQUICC IIs.
- Each SMC channel fully supports the C/I and monitor channels of the GCI (IOM-2) in ISDN applications
- Two SMCs support the two sets of C/I and monitor channels in the SCIT channels 0 and 1
- Full-duplex operation
- Local loopback and echo capability for testing

27.2 Common SMC Settings and Configurations

The following sections describe settings and configurations that are common to the SMCs.

27.2.1 SMC Mode Registers (SMCMR1/SMCMR2)

The SMC mode registers (SMCMR1 and SMCMR2), shown in [Figure 27-2](#), selects the SMC mode as well as mode-specific parameters. The functions of SMCMR[8–15] are the same for each protocol. Bits 0–7 vary according to protocol selected by the SM bits.

	Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field: UART	—	CLEN				SL	PEN	PM	—	SM	DM	TEN	REN				
Transparent						—	BS	REVD									
GCI						ME	—	C#									
Reset	0000_0000_0000_0000																
R/W	R/W																
Addr	0x0x11A82 (SMCMR1), 0x0x11A92 (SMCMR2)																

Figure 27-2. SMC Mode Registers (SMCMR1/SMCMR2)

Table 27-1 describes SMCMR fields.

Table 27-1. SMCMR1/SMCMR2 Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared
1–4	CLEN	<p>Character length (UART). Number of bits in the character minus one. The total is the sum of 1 (start bit always present) + number of data bits (5–14) + number of parity bits (0 or 1) + number of stop bits (1 or 2). For example, for 8 data bits, no parity, and 1 stop bit, the total number of bits in the character is 1 + 8 + 0 + 1 = 10. So, CLEN should be programmed to 9. Characters range from 5–14 bits. If the data bit length is less than 8, the msbs of each byte in memory are not used on transmit and are written with zeros on receive. If the length is more than 8, the msbs of each 16-bit word are not used on transmit and are written with zeros on receive. The character must not exceed 16 bits. For a 14-bit data length, set SL to one stop bit and disable parity. For a 13-bit data length with parity enabled, set SL to one stop bit. Writing values 0 to 3 to CLEN causes erratic behavior.</p> <p>Character length (transparent). The values 3–15 specify 4–16 bits per character. If a character is less than 8 bits, the most-significant bits of the byte in buffer memory are not used on transmit and are written with zeros on receive. If character length is more than 8 bits but less than 16, the most-significant bits of the half-word in buffer memory are not used on transmit and are written with zeros on receive.</p> <p>Note: Using values 0–2 causes erratic behavior. Larger character lengths increase an SMC channel's potential performance and lowers the performance impact of other channels. For instance, using 16- rather than 8-bit characters is encouraged if 16-bit characters are acceptable in the end application.</p> <p>Character length (GCI). Number of bits in the C/I and monitor channels of the SCIT channels 0 or 1. (values 0–15 correspond to 1–16 bits) CLEN should be 13 for SCIT channel 0 or GCI (8 data bits, plus A and E bits, plus 4 C/I bits = 14 bits). It should be 15 for the SCIT channel 1 (8 data, bits, plus A and E bits, plus 6 C/I bits = 16 bits).</p>
5	SL	<p>Stop length. (UART)</p> <p>0 One stop bit. 1 Two stop bits.</p>
	—	Reserved, should be cleared. (transparent)
	ME	<p>Monitor enable. (GCI)</p> <p>0 The SMC does not support the monitor channel. 1 The SMC supports the monitor channel.</p>

Table 27-1. SMCMR1/SMCMR2 Field Descriptions (continued)

Bits	Name	Description
6	PEN	Parity enable. (UART) 0 No parity. 1 Parity is enabled for the transmitter and receiver as determined by the PM bit.
	BS	Byte sequence(transparent). Controls the byte transmission sequence if REVD is set for a character length greater than 8 bits. Clear BS to maintain behavior compatibility with MC68360 QUICC. 0 Normal mode. This should be selected if the character length is not larger than 8 bits. 1 Transmit lower address byte first.
	—	Reserved, should be cleared. (GCI)
7	PM	Parity mode. (UART) 0 Odd parity. 1 Even parity.
	REVD	Reverse data. (transparent) 0 Normal mode. 1 Reverse the character bit order. The msb is sent first.
	C#	SCIT channel number. (GCI) 0 SCIT channel 0 1 SCIT channel 1. Required for Siemens ARCOFI and SGS S/T chips.
8–9	—	Reserved, should be cleared.
10–11	SM	SMC mode. 00 GCI or SCIT support. 01 Reserved. 10 UART (must be selected for SMC UART operation). 11 Totally transparent operation.
12–13	DM	Diagnostic mode. 00 Normal operation. 01 Local loopback mode. 10 Echo mode. 11 Reserved.
14	TEN	SMC transmit enable. 0 SMC transmitter disabled. 1 SMC transmitter enabled.
15	REN	SMC receive enable. 0 SMC receiver disabled. 1 SMC receiver enabled.

27.2.2 SMC Buffer Descriptor Operation

In UART and transparent modes, the SMC's memory structure is like the SCC's, except that SMC-associated data is stored in buffers. Each buffer is referenced by a BD and organized in a BD table located in the dual-port RAM. See [Figure 27-3](#).




Figure 27-3. SMC Memory Structure

The BD table allows buffers to be defined for transmission and reception. Each table forms a circular queue. The CP uses BDs to confirm reception and transmission so that the processor knows buffers have been serviced. The data resides in external or internal buffers.

When SMCs are configured to operate in GCI mode, their memory structure is predefined to be one half-word long for transmit and one half-word long for receive. For more information on these half-word structures, see [Section 27.5, “The SMC in GCI Mode.”](#)

27.2.3 SMC Parameter RAM

The CP accesses each SMC’s parameter table using a user-programmed pointer (SMC_x_BASE) located in the parameter RAM; see [Section 14.5.2, “Parameter RAM.”](#) Each SMC parameter RAM table can be placed at any 64-byte aligned address in the dual-port RAM’s general-purpose area (banks 1–8, 11 and 12). The protocol-specific portions of the SMC parameter RAM are discussed in the sections that follow. The SMC parameter RAM shared by the UART and transparent protocols is shown in [Table 27-2](#). Parameter RAM for GCI protocol is described in [Table 27-17](#).

Table 27-2. SMC UART and Transparent Parameter RAM Memory Map

Offset ₁	Name	Width	Description
0x00	RBASE	Hword	RxBDs and TxBDs base address. (BD table pointer) Define starting points in the dual-port RAM of the set of BDs for the SMC send and receive functions. They allow flexible partitioning of the BDs. By selecting RBASE and TBASE entries for all SMCs and by setting W in the last BD in each list, BDs are allocated for the send and receive side of every SMC. Initialize these entries before enabling the corresponding channel. Configuring BD tables of two enabled SMCs to overlap causes erratic operation. RBASE and TBASE should be a multiple of eight.
0x02	TBASE	Hword	
0x04	RFCR	Byte	Rx/Tx function code. See Section 27.2.3.1, “SMC Function Code Registers (RFCR/TF CR)” .
0x05	TF CR	Byte	
0x06	MRBLR	Hword	Maximum receive buffer length. The most bytes the PowerQUICC II writes to a receive buffer before moving to the next buffer. It can write fewer bytes than MRBLR if a condition like an error or end-of-frame occurs, but it cannot exceed MRBLR. PowerQUICC II buffers should not be smaller than MRBLR. SMC transmit buffers are unaffected by MRBLR. Transmit buffers can be individually given varying lengths through the data length field. MRBLR can be changed while an SMC is operating only if it is done in a single bus cycle with one 16-bit move (not two 8-bit bus cycles back-to-back). This occurs when the CP shifts control to the next RxBd, so the change does not take effect immediately. To guarantee the exact RxBd on which the change occurs, change MRBLR only while the SMC receiver is disabled. MRBLR should be greater than zero and should be even if character length exceeds 8 bits.
0x08	RSTATE	Word	Rx internal state. ² Can be used only by the CP.
0x0C	—	Word	Rx internal data pointer. ² Updated by the SDMA channels to show the next address in the buffer to be accessed.
0x10	RBPTR	Hword	RxBd pointer. Points to the next BD for each SMC channel that the receiver transfers data to when it is in idle state, or to the current BD during frame processing. After a reset or when the end of the BD table is reached, the CP initializes RBPTR to the value in RBASE. Most applications never need to write RBPTR, but it can be written when the receiver is disabled or when no receive buffer is in use.
0x12	—	Hword	Rx internal byte count. ² A down-count value initialized with the MRBLR value and decremented with every byte the SDMA channels write.
0x14	—	Word	Rx temp ² Can be used only by the CP.
0x18	TSTATE	Word	Tx internal state. ² Can be used only by the CP.
0x1C	—	Word	Tx internal data pointer. ² Updated by the SDMA channels to show the next address in the buffer to be accessed.
0x20	TBPTR	Hword	TxBd pointer. Points to the next BD for each SMC channel the transmitter transfers data from when it is in idle state or to the current BD during frame transmission. After reset or when the end of the table is reached, the CP initializes TBPTR to the TBASE value. Most applications never need to write TBPTR, but it can be written when the transmitter is disabled or when no transmit buffer is in use. For instance, after a STOP TRANSMIT or GRACEFUL STOP TRANSMIT command is issued and the frame completes its transmission.
0x22	—	Hword	Tx internal byte count. ² A down-count value initialized with the TxBd data length and decremented with every byte the SDMA channels read.

Table 27-2. SMC UART and Transparent Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x24	—	Word	Tx temp. ² Can be used only by the CP.
0x28	MAX_IDL	Hword	Maximum idle characters. (UART protocol-specific parameter) When a character is received on the line, the SMC starts counting idle characters received. If MAX_IDL idle characters arrive before the next character, an idle time-out occurs and the buffer closes, which sends an interrupt request to the core to receive data from the buffer. MAX_IDL demarcates frames in UART mode. Clearing MAX_IDL disables the function so the buffer never closes, regardless of how many idle characters are received. An idle character is calculated as follows: 1 + data length (5 to 14) + 1 (if parity bit is used) + number of stop bits (1 or 2). For example, for 8 data bits, no parity, and 1 stop bit, character length is 10 bits.
0x2A	IDLC	Hword	Temporary idle counter. (UART protocol-specific parameter) Down-counter in which the CP stores the current idle counter value in the MAX_IDL time-out process.
0x2C	BRKLN	Hword	Last received break length. (UART protocol-specific parameter) Holds the length of the last received break character sequence measured in character units. For example, if the receive signal is low for 20 bit times and the defined character length is 10 bits, BRKLN = 0x002, indicating that the break sequence is at least 2 characters long. BRKLN is accurate to within one character length.
0x2E	BRKEC	Hword	Receive break condition counter. (UART protocol-specific parameter) Counts break conditions on the line. A break condition may last for hundreds of bit times, yet BRKEC increments only once during that period.
0x30	BRKCR	Hword	Break count register (transmit). (UART protocol-specific parameter) Determines the number of break characters the UART controller sends. Set when the SMC sends a break character sequence after a STOP TRANSMIT command. For 8 data bits, no parity, 1 stop bit, and 1 start bit, each break character is 10 zeros.
0x32	R_MASK	Hword	Temporary bit mask. (UART protocol-specific parameter)
0x34	—	Word	SDMA Temp

¹ From the pointer value programmed in SMC_x_BASE: SMC1_BASE at 0x87FC, SMC2_BASE at IMMR + 0x88FC.

² Not accessed for normal operation. May hold helpful information for experienced users and for debugging.

To extract data from a partially full receive buffer, issue a CLOSE RXBD command.

Certain parameter RAM values must be initialized before the SMC is enabled. Other values are initialized or written by the CP. Once values are initialized, software typically does not need to update them because activity centers mostly around transmit and receive BDs rather than parameter RAM. However, note the following:

- Parameter RAM can be read at any time.
- Values that pertain to the SMC transmitter can be written only if SMCMR[TEN] is zero or between the STOP TRANSMIT and RESTART TRANSMIT commands.
- Values for the SMC receiver can be written only when SMCMR[REN] is zero, or, if the receiver is previously enabled, after an ENTER HUNT MODE command is issued but before the CLOSE RXBD command is issued and REN is set.

27.2.3.1 SMC Function Code Registers (RFCR/TFCR)

The function code registers contain the transaction specification associated with SDMA channel accesses to external memory. [Figure 27-4](#) shows the register format.

	0	1	2	3	4	5	6	7	
Field			GBL		BO		TC2	DTB	—
R/W	R/W								
Addr	SMC base + 0x04 (RFCR)/SMC base + 0x05 (TFCR)								

Figure 27-4. SMC Function Code Registers (RFCR/TFCR)

[Table 27-3](#) describes FCR fields.

Table 27-3. RFCR/TFCR Field Descriptions

Bit	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global access bit 0 Disable memory snooping 1 Enable memory snooping
3–4	BO	Byte ordering. Selects byte ordering of the data buffer. 00 The DEC/Intel convention (swapped operation or little-endian). The transmission order of bytes within a buffer word is opposite of Freescale mode. (32-bit port size memory only). 01 Munged little-endian. As data is sent onto the serial line from the buffer, the LSB of the buffer double word contains data to be sent earlier than the MSB of the same double word. 1x Freescale (big-endian) byte ordering (normal operation). As data is sent onto the serial line from the buffer, the MSB of the buffer word contains data to be sent earlier than the LSB of the same word.
5	TC2	Transfer code 2. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.
6	DTB	Data bus indicator. 0 Use 60x bus for SDMA operation. 1 Use local bus for SDMA operation.
7	—	Reserved, should be cleared.

27.2.4 Disabling SMCs On-the-Fly

An SMC can be disabled and reenabled later by ensuring that buffers are closed properly and new data is transferred to or from a new buffer. Such a sequence is required if the parameters to be changed are not dynamic. If the register or bit description states that dynamic changes are allowed, the sequences need not be followed and the register or bits may be changed immediately.

NOTE

The SMC does not have to be fully disabled for parameter RAM to be modified. [Table 27-2](#) describes when parameter RAM values can be modified. To disable all SCCs, SMCs, the SPI, and the I²C, use the CPCR to reset the CPM with a single command.

27.2.4.1 SMC Transmitter Full Sequence

Follow these steps to fully enable or disable the SMC transmitter:

1. If the SMC is sending data, issue a STOP TRANSMIT command to stop transmission smoothly. If the SMC is not sending, if TBPTR is overwritten, or if an INIT TX PARAMETERS command is executed, this command is not required.
2. Clear SMCMR[TEN] to disable the SMC transmitter and put it in reset state.
3. Update SMC transmit parameters, including the parameter RAM. To switch protocols or reinitialize parameters, issue an INIT TX PARAMETERS command.
4. Issue a RESTART TRANSMIT if an INIT TX PARAMETERS was issued in step 3.
5. Set SMCMR[TEN]. Transmission now begins using the TxBD that the TBPTR value pointed to as soon as the R bit is set in the TxBD.

27.2.4.2 SMC Transmitter Shortcut Sequence

This shorter sequence reinitializes transmit parameters to the state they had after reset.

1. Clear SMCMR[TEN].
2. Issue an INIT TX PARAMETERS command and make any additional changes.
3. Set SMCMR[TEN].

27.2.4.3 SMC Receiver Full Sequence

Follow these steps to fully enable or disable the receiver:

1. Clear SMCMR[REN]. Reception is aborted immediately, which disables the SMC receiver and puts it in a reset state.
2. Modify SMC receive parameters, including parameter RAM. To switch protocols or reinitialize SMC receive parameters, issue an INIT RX PARAMETERS command.
3. Issue a CLOSE RXBD command if INIT RX PARAMETERS was not issued in step 2.
4. Set SMCMR[REN]. Reception immediately uses the RxBD that RBPTR pointed to if E is set in the RxBD.

27.2.4.4 SMC Receiver Shortcut Sequence

This shorter sequence reinitializes receive parameters to their state after reset.

1. Clear SMCMR[REN].
2. Issue an INIT RX PARAMETERS command and make any additional changes.
3. Set SMCMR[REN].

27.2.4.5 Switching Protocols

To switch the protocol that the SMC is executing without resetting the board or affecting any other SMC, use one command and follow these steps:

1. Clear SMCMR[REN] and SMCMR[TEN].

2. Issue an INIT TX AND RX PARAMETERS COMMAND to initialize transmit and receive parameters. Make any additional SMCMR changes.
3. Set SMCMR[REN, TEN]. The SMC is now enabled with the new protocol.

27.2.5 Saving Power

When SMCMR[TEN, REN] are cleared, the SMC consumes little power.

27.2.6 Handling Interrupts in the SMC

Follow these steps to handle an interrupt in the SMC:

1. Once an interrupt occurs, read SMCE to identify the interrupt source. The SMCE bits are usually cleared at this time.
2. Process the TxBD to reuse it if SMCE[TXB] is set. Extract data from the RxBD if SMCE[RXB] is set. To send another buffer, set TxBD[R].
3. Execute the **rfi** instruction.

27.3 SMC in UART Mode

SMCs generally offer less functionality and performance in UART mode than do SCCs, which makes them more suitable for simpler debug/monitor ports instead of full-featured UARTs. SMCs do not support the following features in UART mode.

- $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$ signals
- Receive and transmit sections clocked at different rates
- Fractional stop bits
- Built-in multidrop modes
- Freeze mode for implementing flow control
- Isochronous (1× clock) operation (A 16× clock is required for UART operation.)
- Interrupts on special control character reception
- Ability to transmit data on demand using the TODR
- SCCS register to determine idle status of the receive signal
- Other features for the SCCs as described in the GSMR

However, SMCs allow a data length of up to 14 bits; SCCs support up to 8 bits.




Figure 27-5. SMC UART Frame Format

27.3.1 Features

The following list summarizes the main features of the SMC in UART mode:

- Flexible message-oriented data structure
- Programmable data length (5–14 bits)
- Programmable 1 or 2 stop bits
- Even/odd/no parity generation and checking
- Frame error, break, and idle detection
- Transmit preamble and break sequences
- Received break character length indication
- Continuous receive and transmit modes

27.3.2 SMC UART Channel Transmission Process

The UART transmitter is designed to work with almost no intervention from the core. When the core enables the SMC transmitter, it starts sending idles. The SMC immediately polls the first BD in the transmit channel BD table and once every character time after that, depending on character length. When there is a message to transmit, the SMC fetches data from memory and starts sending the message.

When a BD data is completely written to the transmit FIFO, the SMC writes the message status bits into the BD and clears R. An interrupt is issued if the I bit in the BD is set. If the next TxBD is ready, the data from its buffer is appended to the previous data and sent over the transmit signal without any gaps between buffers. If the next TxBD is not ready, the SMC starts sending idles and waits for the next TxBD to be ready.

By appropriately setting the I bit in each BD, interrupts can be generated after each buffer, a specific buffer, or each block is sent. The SMC then proceeds to the next BD. If the CM bit is set in the TxBD, the R bit is not cleared, allowing a buffer to be automatically resent next time the CP accesses this buffer. For instance, if a single TxBD is initialized with the CM and W bits set, the buffer is sent continuously until R is cleared in the BD.

27.3.3 SMC UART Channel Reception Process

When the core enables the SMC receiver, it enters hunt mode and waits for the first character. The CP then checks the first RxBD to see if it is empty and starts storing characters in the buffer. When the buffer is full or the MAX_IDL timer expires (if enabled), the SMC clears the E bit in the BD and generates an interrupt if the I bit in the BD is set. If incoming data exceeds the buffer's length, the SMC fetches the next BD, and, if it is empty, continues transferring data to this BD's buffer. If CM is set in the RxBD, the E bit is not cleared, so the CP can overwrite this buffer on its next access.

27.3.4 Programming the SMC UART Controller

UART mode is selected by setting SMCMR[SM] to 0b10. See [Section 27.2.1, “SMC Mode Registers \(SMCMR1/SMCMR2\).”](#) UART mode uses the same data structure as other modes. This structure supports multibuffer operation and allows break and preamble sequences to be sent. Overrun, parity, and framing

errors are reported via the BDs. At its simplest, the SMC UART controller functions in a character-oriented environment, whereas each character is sent with the selected stop bits and parity. They are received into separate 1-byte buffers. A maskable interrupt can be generated when each buffer is received.

Many applications can take advantage of the message-oriented capabilities that the SMC UART supports through linked buffers for sending or receiving. Data is handled in a message-oriented environment, so entire messages can be handled instead of individual characters. A message can span several linked buffers; each one can be sent and received as a linked list of buffers without core intervention, which simplifies programming and saves processor overhead. In a message-oriented environment, an idle sequence is used as the message delimiter. The transmitter can generate an idle sequence before starting a new message and the receiver can close a buffer when an idle sequence is found.

27.3.5 SMC UART Transmit and Receive Commands

Table 27-4 on page 27-12 describes transmit commands issued to the CPCRC.

Table 27-4. Transmit Commands

Command	Description
STOP TRANSMIT	Disables transmission of characters on the transmit channel. If the SMC UART controller receives this command while sending a message, it stops sending. The SMC UART controller finishes sending any data that has already been sent to its FIFO and shift register and then stops sending data. The TBPTR is not advanced when this command is issued. The SMC UART controller sends a programmable number of break sequences and then sends idles. The number of break sequences, which can be zero, should be written to the BRKCR before this command is issued to the SMC UART controller.
RESTART TRANSMIT	Enables characters to be sent on the transmit channel. The SMC UART controller expects it after disabling the channel in its SMCMR and after issuing the STOP TRANSMIT command. The SMC UART controller resumes transmission from the current TBPTR in the channel's TxBD table.
INIT TX PARAMETERS	Initializes transmit parameters in this serial channel's parameter RAM to their reset state and should only be issued when the transmitter is disabled. The INIT TX and RX PARAMETERS command can also be used to reset the transmit and receive parameters.

Table 27-5 describes receive commands issued to the CPCRC.

Table 27-5. Receive Commands

Command	Description
ENTER HUNT MODE	Use the CLOSE RXBD command instead ENTER HUNT MODE for an SMC UART channel.
CLOSE RXBD	Forces the SMC to close the current receive BD if it is currently being used and to use the next BD in the list for any subsequently received data. If the SMC is not receiving data, no action is taken.
INIT RX PARAMETERS	Initializes receive parameters in this serial channel parameter RAM to reset state. Issue it only if the receiver is disabled. INIT TX AND RX PARAMETERS resets both receive and transmit parameters.

27.3.6 Sending a Break

A break is an all-zeros character without stop bits. It is sent by issuing a STOP TRANSMIT command. After sending any outstanding data, the SMC sends a character of consecutive zeros, the number of which is the sum of the character length, plus the number of start, parity, and stop bits. The SMC sends a programmable

number of break characters according to BRKCR and then reverts to idle or sends data if a RESTART TRANSMIT is issued before completion. When the break completes, the transmitter sends at least one idle character before sending any data to guarantee recognition of a valid start bit.

27.3.7 Sending a Preamble

A preamble sequence provides a way to ensure that the line is idle before a new message transfer begins. The length of the preamble sequence is constructed of consecutive ones that are one-character long. If the preamble bit in a BD is set, the SMC sends a preamble sequence before sending that buffer. For 8 data bits, no parity, 1 stop bit, and 1 start bit, a preamble of 10 ones would be sent before the first character in the buffer. If no preamble sequence is sent, data from two ready transmit buffers can be sent on the transmit signal with no delay between them.

27.3.8 Handling Errors in the SMC UART Controller

The SMC UART controller reports character reception error conditions via the channel BDs and the SMCE. [Table 27-6](#) describes the reception errors. The SMC UART controller has no transmission errors.

Table 27-6. SMC UART Errors

Error	Description
Overrun	The SMC maintains a two-character length FIFO for receiving data. Data is moved to the buffer after the first character is received into the FIFO; if a receiver FIFO overrun occurs, the channel writes the received character into the internal FIFO. It then writes the character to the buffer, closes it, sets the OV bit in the BD, and generates the RXB interrupt if it is enabled. Reception then resumes as normal. Overrun errors that occasionally occur when the line is idle can be ignored.
Parity	The channel writes the received character to the buffer, closes it, sets the PR bit in the BD, and generates the RXB interrupt if it is enabled. Reception then resumes as normal.
Idle Sequence Receive	An idle is found when a character of all ones is received, at which point the channel counts consecutive idle characters. If the count reaches MAX_IDL, the buffer is closed and an RXB interrupt is generated. If no receive buffer is open, this does not generate an interrupt or any status information. The idle counter is reset each time a character is received.
Framing	The SMC received a character with no stop bit. When it occurs, the channel writes the received character to the buffer, closes the buffer, sets FR in the BD, and generates the RXB interrupt if it is enabled. When this error occurs, parity is not checked for the character.
Break Sequence	The SMC receiver received an all-zero character with a framing error. The channel increments BRKEC, generates a maskable BRK interrupt in SMCE, measures the length of the break sequence, and stores this value in BRKLN. If the channel was processing a buffer when the break was received, the buffer is closed with the BR bit in the RxBD set. The RXB interrupt is generated if it is enabled.

27.3.9 SMC UART RxBD

Using the BDs, the CP reports information about the received data on a per-buffer basis. Then it closes the current buffer, generates a maskable interrupt, and starts receiving data into the next buffer after one of the following occurs:

- An error is received during message processing
- A full receive buffer is detected

- A programmable number of consecutive idle characters are received

Figure 27-6 shows the format of the SMC UART RxBD.




Figure 27-6. SMC UART RxBD

Table 27-7 describes RxBD fields.

Table 27-7. SMC UART RxBD Field Descriptions

Bit	Name	Description
0	E	Empty. 0 The buffer is full or data reception stopped due to an error. The core can read or write any fields of this RxBD. The CP does not use this BD while E is zero. 1 The buffer is empty or reception is in progress. This RxBD and its buffer are owned by the CP. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in RxBD table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that RBASE points to in the table. The number of RxBDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is filled. 1 The SMCE[RXB] is set when this buffer is completely filled by the CP, indicating the need for the core to process the buffer. RXB can cause an interrupt if it is enabled.
4–5	—	Reserved, should be cleared.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear the E bit after this BD is closed, allowing the CP to automatically overwrite the buffer when it next accesses the BD. However, E is cleared if an error occurs during reception, regardless of how CM is set.
7	ID	Buffer closed on reception of idles. Set when the buffer has closed because a programmable number of consecutive idle sequences is received. The CP writes ID after received data is in the buffer.
8–9	—	Reserved, should be cleared.
10	BR	Buffer closed on reception of break. Set when the buffer closes because a break sequence was received. The CP writes BR after the received data is in the buffer.
11	FR	Framing error. Set when a character with a framing error is received and located in the last byte of this buffer. A framing error is a character with no stop bit. A new receive buffer is used to receive additional data. The CP writes FR after the received data is in the buffer.

Table 27-7. SMC UART RxBD Field Descriptions (continued)

Bit	Name	Description
12	PR	Parity error. Set when a character with a parity error is received in the last byte of the buffer. A new buffer is used for additional data. The CP writes PR after received data is in the buffer.
13	—	Reserved, should be cleared.
14	OV	Overrun. Set when a receiver overrun occurs during reception. The CP writes OV after the received data is in the buffer.
15	—	Reserved, should be cleared.

Data length represents the number of octets the CP writes into the buffer. After data is received in buffer, the CP only writes them once as the BD closes. Note that the memory allocated for this buffer should be no smaller than MRBLR. The Rx data buffer pointer points to the first location of the buffer and must be even. The buffer can be in internal or external memory. [Figure 27-7](#) shows the UART RxBD process, showing RxBDs after they receive 10 characters, an idle period, and five characters (one with a framing error). The example assumes that MRBLR = 8.




Figure 27-7. RxBD Example

27.3.10 SMC UART TxBD

Data is sent to the CP for transmission on an SMC channel by arranging it in buffers referenced by the channel TxBD table. Using the BDs, the CP confirms transmission or indicates error conditions so that the processor knows the buffers have been serviced. An SMC UART TxBD is displayed in [Figure 27-8](#).




Figure 27-8. SMC UART TxBD

Table 27-8 describes SMC UART TxBD fields.

Table 27-8. SMC UART TxBD Field Descriptions

Bits	Name	Description
0	R	Ready 0 The buffer is not ready for transmission; BD and its buffer can be altered. The CP clears R after the buffer has been sent or an error occurs. 1 The buffer has not been completely sent. This BD cannot updated while R is set.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in the TxBD table) 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that TBASE points to. The number of TxBDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt 0 No interrupt is generated after this buffer is serviced. 1 The SMCE[TXB] is set when this buffer is serviced. TXB can cause an interrupt if it is enabled.
4–5	—	Reserved, should be cleared.
6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear R after this BD is closed and automatically retransmits the buffer when it accesses this BD next.
7	P	Preamble 0 No preamble sequence is sent. 1 The UART sends one all-ones character before it sends the data so that the other end detects an idle line before the data is received. If this bit is set and the data length of this BD is zero, only a preamble is sent.
8–15	—	Reserved, should be cleared.

Data length represents the number of octets that the CP should transmit from this BD data buffer. However, it is never modified by the CP and normally is greater than zero. It can be zero if P is set and only a preamble is sent. If there are more than 8 bits in the UART character, data length should be even. For example, to transmit three UART characters of 8-bit data, 1 start, and 1 stop, initialize the data length field

to 3. To send three UART characters of 9-bit data, 1 start, and 1 stop, the data length field should 6, because the three 9-bit data fields occupy three half words in memory (the 9 least-significant bits of each half word).

Tx data buffer pointer points to the first location of the buffer. It can be even or odd, unless the number of data bits in the UART character is greater than 8 bits. Then the buffer pointer must be even. For instance, the pointer to 8-bit data, 1 start, and 1 stop characters can be even or odd, but the pointer to 9-bit data, 1 start, and 1 stop characters must be even. The buffer can reside in internal or external memory.

27.3.11 SMC UART Event Register (SMCE)/Mask Register (SMCM)

The SMC event register (SMCE) generates interrupts and report events recognized by the SMC UART channel. When an event is recognized, the SMC UART controller sets the corresponding SMCE bit. Bits are cleared by writing a 1; writing 0 has no effect. The SMC mask register (SMCM) has the same bit format as SMCE. Setting an SMCM bit enables, and clearing it disables, the corresponding interrupt. All unmasked bits must be cleared before the CP clears the internal interrupt request. Figure 27-9 represents the SMCE/SMCM registers.

	0	1	2	3	4	5	6	7
Field	—	BRKE	—	BRK	—	BSY	TXB	RXB
Reset	0							
R/W	R/W							
Addr	0x0x11A86 (SMCE1), 0x0x11A96 (SMCE2)/ 0x0x11A8A (SMCM1), 0x0x11A9A (SMCM2)							

Figure 27-9. SMC UART Event Register (SMCE)/Mask Register (SMCM)

Table 27-9 describes SMCE/SMCM fields.

Table 27-9. SMCE/SMCM Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared.
1	BRKE	Break end. Set no sooner than after one idle bit is received after the break sequence.
2	—	Reserved, should be cleared.
3	BRK	Break character received. Set when a break character is received. If a very long break sequence occurs, this interrupt occurs only once after the first all-zeros character is received.
4	—	Reserved, should be cleared.
5	BSY	Busy condition. Set when a character is received and discarded due to a lack of buffers. Set no sooner than the middle of the last stop bit of the first receive character for which there is no available buffer. Reception resumes when an empty buffer is provided.
6	TXB	Tx buffer. Set when the transmit data of the last character in the buffer is written to the transmit FIFO. Wait two character times to ensure that data is completely sent over the transmit signal.
7	RXB	Rx buffer. Set when a buffer is received and its associated RxBD is closed. Set no sooner than the middle of the last stop bit of the last character that is written to the receive buffer.

Figure 27-10 shows an example of the timing of various events in the SMCE.




Figure 27-10. SMC UART Interrupts Example

27.3.12 SMC UART Controller Programming Example

The following initialization sequence assumes 9,600 baud, 8 data bits, no parity, and 1 stop bit in a 66-MHz system. BRG1 and SMC1 are used. (The SMC transparent programming example uses an external clock configuration; see [Section 27.4.11, “SMC Transparent NMSI Programming Example.”](#))

1. Configure the port D pins to enable SMTXD1 and SMRXD1. Set PPARD[8,9] and PDIRD[9]. Clear PDIRD[8] and PSORD[8,9].
2. Configure the BRG1. Write BRGC1 with 0x0001_035A. The DIV16 bit is not used and the divider is 429 (decimal). The resulting BRG1 clock is 16× the preferred bit rate.
3. Connect BRG1 to SMC1 using the CPM mux by clearing CMXSMR[SMC1, SMC1CS].
4. In address 0x87FC, assign a pointer to the SMC1 parameter RAM.
5. Assuming one RxBD at the beginning of dual-port RAM followed by one TxBD, write RBASE with 0x0000 and TBASE with 0x0008.
6. Write 0x1D01_0000 to CPCR to execute the INIT RX AND TX PARAMETERS command.
7. Write RFCR and TFCR with 0x10 for normal operation.
8. Write MRBLR with the maximum number of bytes per receive buffer. Assume 16 bytes, so MRBLR = 0x0010.
9. Write MAX_IDL with 0x0000 in the SMC UART-specific parameter RAM to disable the MAX_IDL functionality for this example.
10. Clear BRKLN and BRKEC in the SMC UART-specific parameter RAM.
11. Set BRKCR to 0x0001; if a STOP TRANSMIT COMMAND is issued, one break character is sent.

12. Initialize the RxB_D. Assume the Rx data buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxB_D[Status and Control], 0x0000 to RxB_D[Data Length] (not required), and 0x0000_1000 to RxB_D[Buffer Pointer].
13. Assuming the Tx data buffer is at 0x0000_2000 in main memory and contains five 8-bit characters, write 0xB000 to Tx_B_D[Status and Control], 0x0005 to Tx_B_D[Data Length], and 0x0000_2000 to Tx_B_D[Buffer Pointer].
14. Write 0xFF to the SMCE1 register to clear any previous events.
15. Write 0x57 to the SMC_M1 register to enable all possible SMC1 interrupts.
16. Write 0x0000_1000 to the SIU interrupt mask register low (SIMR_L) so the SMC1 can generate a system interrupt. Write 0xFFFF_FFFF to the SIU interrupt pending register low (SIPNR_L) to clear events.
17. Write 0x4820 to SMC_MR to configure normal operation (not loopback), 8-bit characters, no parity, 1 stop bit. The transmitter and receiver are not yet enabled.
18. Write 0x4823 to SMC_MR to enable the SMC transmitter and receiver. This additional write ensures that the TEN and REN bits are enabled last.

After 5 bytes are sent, the Tx_B_D is closed. The receive buffer closes after receiving 16 bytes. Subsequent data causes a busy (out-of-buffers) condition since only one RxB_D is ready.

27.4 SMC in Transparent Mode

Compared to the SCC in transparent mode, the SMCs generally offer less functionality, which helps them provide simpler functions and slower speeds. Transparent mode is selected by programming SMC_MR[SM] to 0b10. [Section 27.2.1, “SMC Mode Registers \(SMCMR1/SMCMR2\),”](#) describes other protocol-specific bits in the SMC_MR. The SMC in transparent mode does not support the following features:

- Independent transmit and receive clocks, unless connected to a TDM channel of an SL_x
- CRC generation and checking
- Full \overline{RTS} , \overline{CTS} , and \overline{CD} signals (supports only one \overline{SMSYN} signal)
- Ability to transmit data on demand using the TODR
- Receiver/transmitter in transparent mode while executing another protocol
- 4-, 8-, or 16-bit SYNC recognition
- Internal DPLL support

However, the SMC in transparent mode provides a data character length option of 4 to 16 bits, whereas the SCCs provide 8 or 32 bits, depending on GSMR[RFW]. The SMC in transparent mode is also referred to as the SMC transparent controller.

27.4.1 Features

The following list summarizes the features of the SMC in transparent mode:

- Flexible data buffers
- Connects to a TDM bus using the TSA in an SL_x

- Transmits and receives transparently on its own set of signals using a sync signal to synchronize the beginning of transmission and reception to an external event
- Programmable character length (4–16)
- Reverse data mode
- Continuous transmission and reception modes
- Four commands

27.4.2 SMC Transparent Channel Transmission Process

The transparent transmitter is designed to work with almost no core intervention. When the core enables the SMC transmitter in transparent mode, it starts sending idles. The SMC immediately polls the first BD in the transmit channel BD table and once every character time, depending on the character length (every 4 to 16 serial clocks). When there is a message to transmit, the SMC fetches the data from memory and starts sending the message when synchronization is achieved.

Synchronization can be achieved in two ways. First, when the transmitter is connected to a TDM channel, it can be synchronized to a time slot. Once the frame sync is received, the transmitter waits for the first bit of its time slot before it starts transmitting. Data is sent only during the time slots defined by the TSA. Secondly, when working with its own set of signals, the transmitter starts sending when $\overline{\text{SMSYN}}_x$ is asserted.

When a BD data is completely written to the transmit FIFO, the L bit is checked and if it is set, the SMC writes the message status bits into the BD and clears the R bit. It then starts transmitting idles. When the end of the current BD is reached and the L bit is not set, only R is cleared. In both cases, an interrupt is issued according to the I bit in the BD. By appropriately setting the I bit in each BD, interrupts can be generated after each buffer, a specific buffer, or each block is sent. The SMC then proceeds to the next BD. If no additional buffers have been presented to the SMC for transmission and the L bit was cleared, an underrun is detected and the SMC begins sending idles.

If the CM bit is set in the TxBD, the R bit is not cleared, so the CP can overwrite the buffer on its next access. For instance, if a single TxBD is initialized with the CM and W bits set, the buffer is sent continuously until R is cleared in the BD.

27.4.3 SMC Transparent Channel Reception Process

When the core enables the SMC receiver in transparent mode, it waits for synchronization before receiving data. Once synchronization is achieved, the receiver transfers the incoming data into memory according to the first RxBD in the table. Synchronization can be achieved in two ways. First, when the receiver is connected to a TDM channel, it can be synchronized to a time slot. Once the frame sync is received, the receiver waits for the first bit of its time slot to occur before reception begins. Data is received only during the time slots defined by the TSA. Secondly, when working with its own set of signals, the receiver starts reception when $\overline{\text{SMSYN}}_x$ is asserted.

When the buffer full, the SMC clears the E bit in the BD and generates an interrupt if the I bit in the BD is set. If incoming data exceeds the data buffer length, the SMC fetches the next BD; if it is empty, the

SMC continues transferring data to this BD's buffer. If the CM bit is set in the RxBD, the E bit is not cleared, so the CP can automatically overwrite the buffer on its next access.

27.4.4 Using $\overline{\text{SMSYN}}$ for Synchronization

The $\overline{\text{SMSYN}}$ signal offers a way to externally synchronize the SMC channel. This method differs somewhat from the synchronization options available in the SCCs and should be studied carefully. See [Figure 27-11](#) for an example.

Once SMCMR[REN] is set, the first rising edge of SMCLK that finds $\overline{\text{SMSYN}}$ low causes the SMC receiver to achieve synchronization. Data starts being received or latched on the same rising edge of SMCLK that latched $\overline{\text{SMSYN}}$. This is the first bit of data received. The receiver does not lose synchronization again, regardless of the state of $\overline{\text{SMSYN}}$, until REN is cleared.

Once SMCMR[TEN] is set, the first rising edge of SMCLK that finds $\overline{\text{SMSYN}}$ low synchronizes the SMC transmitter which begins sending ones asynchronously from the falling edge of $\overline{\text{SMSYN}}$. After one character of ones is sent, if the transmit FIFO is loaded (the TxBD is ready with data), data starts being sent on the next falling edge of SMCLK after one character of ones is sent. If the transmit FIFO is loaded later, data starts being sent after some multiple number of all-ones characters is sent.

Note that regardless of whether the transmitter or receiver uses $\overline{\text{SMSYN}}$, it must make glitch-free transitions from high-to-low or low-to-high. Glitches on $\overline{\text{SMSYN}}$ can cause errant behavior of the SMC.

The transmitter never loses synchronization again, regardless of the state of $\overline{\text{SMSYN}}$, until the TEN bit is cleared or an ENTER HUNT MODE command is issued.




Figure 27-11. Synchronization with $\overline{\text{SMSYN}}_x$

If both SMCMR[REN] and SMCMR[TEN] are set, the first falling edge of $\overline{\text{SMSYN}}$ causes both the transmitter and receiver to achieve synchronization. The SMC transmitter can be disabled and reenabled and $\overline{\text{SMSYN}}$ can be used again to resynchronize the transmitter itself. Section 27.2.4, “Disabling SMCs On-the-Fly,” describes how to safely disable and reenable the SMC. Simply clearing and setting TEN may be insufficient. The receiver can also be resynchronized this way.

27.4.5 Using the Time-Slot Assigner (TSA) for Synchronization

The TSA offers an alternative to using $\overline{\text{SMSYN}}$ to internally synchronize the SMC channel. This method is similar, except that the synchronization event is the first time-slot for this SMC receiver/transmitter after the frame sync indication rather than the falling edge of $\overline{\text{SMSYN}}$. Chapter 15, “Serial Interface with Time-Slot Assigner,” describes how to configure time slots. The TSA allows the SMC receiver and transmitter to be enabled simultaneously and synchronized separately; $\overline{\text{SMSYN}}$ does not provide this capability. Figure 27-12 shows synchronization using the TSA.




Figure 27-12. Synchronization with the TSA

Once SMCMR[REN] is set, the first time-slot after the frame sync causes the SMC receiver to achieve synchronization. Data is received immediately, but only during defined receive time slots. The receiver continues receiving data during its defined time slots until REN is cleared. If an ENTER HUNT MODE command is issued, the receiver loses synchronization, closes the buffer, and resynchronizes to the first time slot after the frame sync.

Once SMCMR[TEN] is set, the SMC waits for the transmit FIFO to be loaded before trying to achieve synchronization. When the transmit FIFO is loaded, synchronization and transmission begins depending on the following:

- If a buffer is made ready when the SMC2 is enabled, the first byte is placed in time slot 1 if CLSN is 8 and to slot 2 if CLSN is 16.
- If a buffer has its SMC enabled, then the first byte in the next buffer can appear in any time slot associated with this channel.
- If a buffer is ended with the L bit set, then the next buffer can appear in any time slot associated with this channel.

If the SMC runs out of transmit buffers and a new buffer is provided later, idles are sent in the gap between buffers. Data transmission from the later buffer begins at the start of an SMC time slot, but not necessarily the first time slot after the frame sync. So, to maintain a certain bit alignment beginning with the first time slot, make sure that at least one TxBD is always ready and that underruns do not occur. Otherwise, the SMC transmitter should be disabled and reenabled. [Section 27.2.4, “Disabling SMCs On-the-Fly,”](#)

describes how to safely disable and reenble the SMC. Simply clearing and setting TEN may not be enough.

27.4.6 SMC Transparent Commands

Table 27-10 describes transmit commands issued to the CPCR.

Table 27-10. SMC Transparent Transmit Commands

Command	Description
STOP TRANSMIT	After hardware or software is reset and the channel is enabled in the SMCM, the channel is in transmit enable mode and polls the first BD. This command disables transmission of frames on the transmit channel. If the transparent controller receives this command while sending a frame, it stops after the contents of the FIFO are sent (up to 2 characters). The TBPTR is not advanced to the next BD, no new BD is accessed, and no new buffers are sent for this channel. The transmitter sends idles until a RESTART TRANSMIT command is issued.
RESTART TRANSMIT	Starts or resumes transmission from the current TBPTR in the channel TxBD table. When the channel receives this command, it polls the R bit in this BD. The SMC expects this command after a STOP TRANSMIT is issued. The channel in its mode register is disabled or after a transmitter error occurs.
INIT TX PARAMETERS	Initializes transmit parameters in this serial channel to reset state. Use only if the transmitter is disabled. The INIT TX AND RX PARAMETERS command resets transmit and receive parameters.

Table 27-11 describes receive commands issued to the CPCR.

Table 27-11. SMC Transparent Receive Commands

Command	Description
ENTER HUNT MODE	Forces the SMC to close the current receive BD if it is in use and to use the next BD for subsequent data. If the SMC is not receiving data, the buffer is not closed. Additionally, this command causes the receiver to wait for a resynchronization before reception resumes.
CLOSE RXBD	Forces the SMC to close the current receive BD if it is in use and to use the next BD in the list for subsequent received data. If the SMC is not in the process of receiving data, no action is taken.
INIT RX PARAMETERS	Initializes receive parameters in this serial channel to reset state. Use only if the receiver is disabled. The INIT TX AND RX PARAMETERS command resets receive and transmit parameters.

27.4.7 Handling Errors in the SMC Transparent Controller

The SMC uses BDs and the SMCE to report message send and receive errors.

Table 27-12. SMC Transparent Error Conditions

Error	Descriptions
Underrun	The channel stops sending the buffer, closes it, sets UN in the BD, and generates a TXE interrupt if it is enabled. The channel resumes sending after a RESTART TRANSMIT command. Underrun cannot occur between frames.
Overrun	The SMC maintains an internal FIFO for receiving data. If the buffer is in external memory, the CP begins programming the SDMA channel when the first character is received into the FIFO. If a FIFO overrun occurs, the SMC writes the received data character over the previously received character. The previous character and its status bits are lost. Then the channel closes the buffer, sets OV in the BD, and generates the RXB interrupt if it is enabled. Reception continues as normal.

27.4.8 SMC Transparent RxBD

Using BDs, the CP reports information about the received data for each buffer and closes the current buffer, generates a maskable interrupt, and starts to receive data into the next buffer after one of the following events:

- An overrun error occurs.
- A full receive buffer is detected.
- The ENTER HUNT MODE command is issued.




Figure 27-13. SMC Transparent RxBD

Table 27-13 describes SMC transparent RxBD fields.

Table 27-13. SMC Transparent RxBD Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The buffer is full or reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP does not use this BD while E = 0. 1 The buffer is empty or is receiving data. The CP owns this RxBD and its buffer. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in RxBD table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that RBASE points to. The number of RxBDs is determined only by the W bit and overall space constraints of the dual-port RAM.

Table 27-13. SMC Transparent RxBD Field Descriptions (continued)

Bits	Name	Description
3	I	Interrupt. 0 No interrupt is generated after this buffer is filled. 1 SMCE[RXB] is set when the CP completely fills this buffer indicating that the core must process the buffer. The RXB bit can cause an interrupt if it is enabled.
4–5	—	Reserved, should be cleared.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear E after this BD is closed, allowing the buffer to be overwritten when the CP next accesses this BD. However, E is cleared if an error occurs during reception, regardless of how CM is set.
7–13	—	Reserved, should be cleared.
14	OV	Overflow. Set when a receiver overrun occurs during reception. The CP writes OV after the received data is placed into the buffer.
15	—	Reserved, should be cleared.

Data length and buffer pointer fields are described in [Section 20.2, “SCC Buffer Descriptors \(BDs\).”](#)

27.4.9 SMC Transparent TxBD

Data is sent to the CP for transmission on an SMC channel by arranging it in buffers referenced by the channel TxBD table. The CP uses BDs to confirm transmission or indicate error conditions so the processor knows buffers have been serviced.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	R	—	W	I	L	—	CM	—						UN	—	
Offset + 2	Data Length															
Offset + 4	Tx Data Buffer Pointer															
Offset + 6																

Table 27-14. SMC Transparent TxBD

[Table 27-15](#) describes SMC transparent TxBD fields.

Table 27-15. SMC Transparent TxBD Field Descriptions

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready for transmission. The BD and buffer can be updated. The CP clears R after the buffer is sent or after an error occurs. 1 The user-prepared data buffer is not sent or is being sent. BD fields cannot be updated if R is set.
1	—	Reserved, should be cleared.

Table 27-15. SMC Transparent TxBD Field Descriptions

Bits	Name	Description
2	W	Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that TBASE points to. The number of TxBDs in this table is programmable and determined by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is serviced. 1 SMCE[TXB] or SMCE[TXE] are set when the buffer is serviced. They can cause interrupts if they are enabled.
4	L	Last in message. 0 The last byte in the buffer is not the last byte in the transmitted transparent frame. Data from the next transmit buffer (if ready) is sent immediately after the last byte of this buffer. 1 The last byte in this buffer is the last byte in the transmitted transparent frame. After this buffer is sent, the transmitter requires synchronization before the next buffer is sent.
5	—	Reserved, should be cleared.
6	CM	Continuous mode. 0 Normal operation. 1 The CP does not clear R after this BD is closed, allowing the buffer to be automatically resent when the CP accesses this BD again. However, the R bit is cleared if an error occurs during transmission, regardless of how CM is set.
7–13	—	Reserved, should be cleared.
14	UM	Underrun. Set when the SMC encounters a transmitter underrun condition while sending the buffer.
15	—	Reserved, should be cleared.

Data length represents the number of octets the CP should transmit from this buffer. It is never modified by the CP. The data length can be even or odd, but if the number of bits in the transparent character is greater than 8, the data length should be even. For example, to transmit three transparent 8-bit characters, the data length field should be initialized to 3. However, to transmit three transparent 9-bit characters, the data length field should be initialized to 6 because the three 9-bit characters occupy three half words in memory.

The data buffer pointer points to the first byte of the buffer. They can be even or odd, unless character length is greater than 8 bits, in which case the transmit buffer pointer must be even. For instance, the pointer to 8-bit transparent characters can be even or odd, but the pointer to 9-bit transparent characters must be even. The buffer can reside in internal or external memory.

27.4.10 SMC Transparent Event Register (SMCE)/Mask Register (SMCM)

The SMC event register (SMCE) generates interrupts and reports events recognized by the SMC channel. When an event is recognized, the SMC sets the corresponding SMCE bit. Interrupts are masked in the SMCM, which has the same format as the SMCE. SMCE bits are cleared by writing a 1 (writing 0 has no effect). Unmasked bits must be cleared before the CP clears the internal interrupt request. The SMCE and SMCM registers are displayed in [Figure 27-14](#).

	0	1	2	3	4	5	6	7
Field	—		TXE	—		BSY	TXB	RXB
Reset	0							
R/W	R/W							
Addr	0x0x11A86 (SMCE1), 0x0x11A96 (SMCE2)/ 0x0x11A8A (SMCM1), 0x0x11A9A (SMCM2)							

Figure 27-14. SMC Transparent Event Register (SMCE)/Mask Register (SMCM)

Table 27-16 describes SMCE/SMCM fields.

Table 27-16. SMCE/SMCM Field Descriptions

Bits	Name	Description
0–2	—	Reserved, should be cleared.
3	TXE	Tx error. Set when an underrun error occurs on the transmitter channel.
4	—	Reserved, should be cleared.
5	BSY	Busy condition. Set when a character is received and discarded due to a lack of buffers. Reception begins after a new buffer is provided. Executing an ENTER HUNT MODE command makes the receiver wait for resynchronization.
6	TXB	Tx buffer. Set after a buffer is sent. If the L bit of the TxBD is set, TXB is set when the last character starts being sent. A one character-time delay is required to ensure that data is completely sent over the transmit signal. If the L bit of the TxBD is cleared, TXB is set when the last character is written to the transmit FIFO. A two character-time delay is required to ensure that data is completely sent.
7	RXB	Rx buffer. Set when a buffer is received (after the last character is written) on the SMC channel and its associated RxBD is now closed.

27.4.11 SMC Transparent NMSI Programming Example

The following example initializes the SMC1 transparent channel over its own set of signals. The CLK9 signal supplies the transmit and receive clocks; the $\overline{\text{SMSYNx}}$ signal is used for synchronization. (The SMC UART programming example uses a BRG configuration; see [Section 27.3.12, “SMC UART Controller Programming Example.”](#))

1. Configure the port D pins to enable SMTXD1, SMRXD1, and $\overline{\text{SMSYN1}}$. Set PPARD[7,8,9] and PDIRD[9]. Clear PDIRD[7,8] and PSORD[7,8,9].
2. Configure the port C pins to enable CLK9. Set PPARC[23]. Clear PDIRC[23] and PSORC[23].
3. Connect CLK9 to SMC1 using the CPM mux. Clear CMXSMR[SMC1] and program CMXSMR[SMC1CS] to 0b11.
4. In address 0x87FC, assign a pointer to the SMC1 parameter RAM.
5. Write RBASE and TBASE in the SMC parameter RAM to point to the RxBD and TxBD in the dual-port RAM. Assuming one RxBD at the beginning of the dual-port RAM followed by one TxBD, write RBASE with 0x0000 and TBASE with 0x0008.
6. Write 0x1D01_0000 to CPCR to execute the INIT RX AND TX PARAMETERS command.
7. Write RFCR and TFCR with 0x10 for normal operation.

8. Write MRBLR with the maximum bytes per receive buffer. Assuming 16 bytes MRBLR = 0x0010.
9. Initialize the RxB D assuming the buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxB D[Status and Control], 0x0000 to RxB D[Data Length] (optional), and 0x0000_1000 to RxB D[Buffer Pointer].
10. Initialize the Tx B D assuming the Tx buffer is at 0x0000_2000 in main memory and contains five 8-bit characters. Write 0xB800 to Tx B D[Status and Control], 0x0005 to Tx B D[Data Length], and 0x0000_2000 to Tx B D[Buffer Pointer].
11. Write 0xFF to SMCE1 to clear any previous events.
12. Write 0x13 to SMC M1 to enable all possible SMC1 interrupts.
13. Write 0x0000_1000 to the SIU interrupt mask register low (SIMR_L) so the SMC1 can generate a system interrupt. Write 0xFFFF_FFFF to the SIU interrupt pending register low (SIPNR_L) to clear events.
14. Write 0x3830 to the SMC M R to configure 8-bit characters, unreversed data, and normal operation (not loopback). The transmitter and receiver are not enabled yet.
15. Write 0x3833 to the SMC M R to enable the SMC transmitter and receiver. This additional write ensures that TEN and REN are enabled last.

After 5 bytes are sent, the Tx B D is closed; after 16 bytes are received the receive buffer is closed. Any data received after 16 bytes causes a busy (out-of-buffers) condition since only one RxB D is prepared.

27.5 The SMC in GCI Mode

The SMC can control the C/I and monitor channels of the GCI frame. When using the SCIT configuration of a GCI, one SMC can handle SCIT channel 0 and the other can handle SCIT channel 1. The main features of the SMC in GCI mode are as follows:

- Each SMC channel supports the C/I and monitor channels of the GCI (IOM-2) in ISDN applications
- Two SMCs support both sets of C/I and monitor channels in SCIT channels 0 and 1
- Full-duplex operation
- Local loopback and echo capability for testing

To use the SMC GCI channels properly, the TSA must be configured to route the monitor and C/I channels to the preferred SMC. [Chapter 15, “Serial Interface with Time-Slot Assigner,”](#) describes how to program this configuration. GCI mode is selected by setting SMC M R[SM] to 0b10. [Section 27.2.1, “SMC Mode Registers \(SMC M R1/SMC M R2\),”](#) describes other protocol-specific SMC M R bits.

27.5.1 SMC GCI Parameter RAM

The GCI parameter RAM differs from that for UART and transparent mode. The CP accesses each SMC’s GCI parameter table using a user-programmed pointer (SMC_x_BASE) located in the parameter RAM; see [Section 14.5.2, “Parameter RAM.”](#) Each SMC GCI parameter RAM table can be placed at any 64-byte aligned address in the dual-port RAM’s general-purpose area (banks 1–8, 11 and 12). In GCI mode, parameter RAM contains the B Ds instead of pointers to them. Compare [Table 27-17](#) with [Table 27-2](#) on page 27-6 to see the differences. (In GCI mode, the SMC has no extra protocol-specific parameter RAM.)

Table 27-17. SMC GCI Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x00	M_RxBD	Half word	Monitor channel RxBD. See Section 27.5.5, “SMC GCI Monitor Channel RxBD.”
0x02	M_TxBD	Half word	Monitor channel TxBD. See Section 27.5.6, “SMC GCI Monitor Channel TxBD.”
0x04	CI_RxBD	Half word	C/I channel RxBD. See Section 27.5.7, “SMC GCI C/I Channel RxBD.”
0x06	CI_TxBD	Half word	C/I channel TxBD. See Section 27.5.8, “SMC GCI C/I Channel TxBD.”
0x08	RSTATE ₂	Word	Rx/Tx Internal State
0x0C	M_RxD ²	Half word	Monitor Rx Data
0x0E	M_TxD ²	Half word	Monitor Tx Data
0x10	CI_RxD ₂	Half word	C/I Rx Data
0x12	CI_TxD ²	Half word	C/I Tx Data

¹ From the pointer value programmed in SMC_x_BASE: SMC1_BASE at 0x87FC, SMC2_BASE at 0x88FC.

² RSTATE, M_RxD, M_TxD, CI_RxD, and CI_TxD do not need to be accessed by the user in normal operation, and are reserved for RISC use only.

27.5.2 Handling the GCI Monitor Channel

The following sections describe how the GCI monitor channel is handled.

27.5.2.1 SMC GCI Monitor Channel Transmission Process

Monitor channel 0 is used to exchange data with a layer 1 device (reading and writing internal registers and transferring of the S and Q bits). Monitor channel 1 is used for programming and controlling voice/data modules such as CODECs. The core writes the byte into the TxBD. The SMC sends the data on the monitor channel and handles the A and E control bits according to the GCI monitor channel protocol. The TIMEOUT command resolves deadlocks when errors in the A and E bit states occur on the data line.

27.5.2.2 SMC GCI Monitor Channel Reception Process

The SMC receives data and handles the A and E control bits according to the GCI monitor channel protocol. When the CP stores a received data byte in the SMC RxBD, a maskable interrupt is generated. A TRANSMIT ABORT REQUEST command causes the PowerQUICC II to send an abort request on the E bit.

27.5.3 Handling the GCI C/I Channel

The C/I channel is used to control the layer 1 device. The layer 2 device in the TE sends commands and receives indication to or from the upstream layer 1 device through C/I channel 0. In the SCIT configuration, C/I channel 1 is used to convey real-time status information between the layer 2 device and nonlayer 1 peripheral devices (CODECs).

27.5.3.1 SMC GCI C/I Channel Transmission Process

The core writes the data byte into the C/I TxBD and the SMC transmits the data continuously on the C/I channel to the physical layer device.

27.5.3.2 SMC GCI C/I Channel Reception Process

The SMC receiver continuously monitors the C/I channel. When it recognizes a change in the data and this value is received in two successive frames, it is interpreted as valid data. This is called the double last-look method. The CP stores the received data byte in the C/I RxBD and a maskable interrupt is generated. If the SMC is configured to support SCIT channel 1, the double last-look method is not used.

27.5.4 SMC GCI Commands

The commands in [Table 27-18](#) are issued to the CPR.

Table 27-18. SMC GCI Commands

Command	Description
INIT TX AND RX PARAMETERS	Initializes transmit and receive parameters in the parameter RAM to their reset state. It is especially useful when switching protocols on a given serial channel.
TRANSMIT ABORT REQUEST	This receiver command can be issued when the PowerQUICC II implements the monitor channel protocol. When it is issued, the PowerQUICC II sends an abort request on the A bit.
TIMEOUT	This transmitter command can be issued when the PowerQUICC II implements the monitor channel protocol. It is usually issued because the device is not responding or A bit errors are detected. The PowerQUICC II sends an abort request on the E bit at the time this command is issued.

27.5.5 SMC GCI Monitor Channel RxBD

This BD, seen in [Figure 27-15](#), is used by the CP to report information about the monitor channel receive byte.




Figure 27-15. SMC Monitor Channel RxBD

[Table 27-19](#) describes SMC monitor channel RxBD fields.

Table 27-19. SMC Monitor Channel RxBD Field Descriptions

Bits	Name	Description
0	E	Empty. 0 The CP clears E when the byte associated with this BD is available to the core. 1 The core sets E when the byte associated with this BD has been read.
1	L	Last (EOM). Valid only for monitor channel protocol and is set when the EOM indication is received on the E bit. Note that when this bit is set, the data byte is invalid.
2	ER	Error condition. Valid only for monitor channel protocol. Set when an error occurs on the monitor channel protocol. A new byte is sent before the SMC acknowledges the previous byte.
3	MS	Data mismatch. Valid only for monitor channel protocol. Set when two different consecutive bytes are received; cleared when the last two consecutive bytes match. The SMC waits for the reception of two identical consecutive bytes before writing new data to the RxBD.
4–7	—	Reserved, should be cleared.
8–15	DATA	Data field. Contains the monitor channel data byte that the SMC received.

27.5.6 SMC GCI Monitor Channel TxBD

The CP uses this BD, shown in [Figure 27-16](#), to report about the monitor channel transmit byte.




Figure 27-16. SMC Monitor Channel TxBD

[Table 27-20](#) describes SMC monitor channel TxBD fields.

Table 27-20. SMC Monitor Channel TxBD Field Descriptions

Bits	Name	Description
0	R	Ready. 0 Cleared by the CP after transmission. The TxBD is now available to the core. 1 Set by the core when the data byte associated with this BD is ready for transmission.
1	L	Last (EOM). Valid only for monitor channel protocol. When L = 1, the SMC first transmits the buffer data and then transmits the EOM indication on the E bit.
2	AR	Abort request. Valid only for monitor channel protocol. Set by the SMC when an abort request is received on the A bit. The transmitter sends the EOM on the E bit after receiving an abort request.
3–7	—	Reserved, should be cleared.
8–15	DATA	Data field. Contains the data to be sent by the SMC on the monitor channel.

27.5.7 SMC GCI C/I Channel RxBD

The CP uses this BD, seen in [Figure 27-17](#), to report information about the C/I channel receive byte.




Figure 27-17. SMC C/I Channel RxBD

Table 27-21 describes SMC C/I channel RxBD fields.

Table 27-21. SMC C/I Channel RxBD Field Descriptions

Bits	Name	Description
0	E	Empty. 0 Cleared by the CP to indicate that the byte associated with this BD is available to the core. 1 The core sets E to indicate that the byte associated with this BD has been read. Note that additional data received is discarded until E bit is set.
1–7	—	Reserved, should be cleared.
8–13	C/I DATA	Command/indication data bits. For C/I channel 0, bits 10–13 contain the 4-bit data field and bits 8–9 are always written with zeros. For C/I channel 1, bits 8–13 contain the 6-bit data field.
14–15	—	Reserved, should be cleared.

27.5.8 SMC GCI C/I Channel TxBD

The CP uses this BD, as seen in Figure 27-18, to report about the C/I channel transmit byte.




Figure 27-18. SMC C/I Channel TxBD

Table 27-22 describes SMC C/I channel TxBD fields.

Table 27-22. SMC C/I Channel TxBD Field Descriptions

Bits	Name	Description
0	R	Ready. 0 Cleared by the CP after transmission to indicate that the BD is available to the core. 1 Set by the core when data associated with this BD is ready for transmission.
1–7	—	Reserved, should be cleared.
8–13	C/I DATA	Command/indication data bits. For C/I channel 0, bits 10–13 hold the 4-bit data field (bits 8 and 9 are always written with zeros). For C/I channel 1, bits 8–13 contain the 6-bit data field.
14–15	—	Reserved, should be cleared.

27.5.9 SMC GCI Event Register (SMCE)/Mask Register (SMCM)

The SMCE generates interrupts and report events recognized by the SMC channel. When an event is recognized, the SMC sets its corresponding SMCE bit. SMCE bits are cleared by writing ones; writing zeros has no effect. SMCM has the same bit format as SMCE. Setting an SMCM bit enables, and clearing an SMCM bit disables, the corresponding interrupt. Unmasked bits must be cleared before the CP clears

the internal interrupt request to the SIU interrupt controller. [Figure 27-19](#) displays the SMCE/SMCM registers.

	0	1	2	3	4	5	6	7
Field	—			CTXB	CRXB	MTXB	MRXB	
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11A86 (SMCE1), 0x0x11A96 (SMCE2)/ 0x0x11A8A (SMCM1), 0x0x11A9A (SMCM2)							

Figure 27-19. SMC GCI Event Register (SMCE)/Mask Register (SMCM)

[Table 27-23](#) describes SMCE/SMCM fields.

Table 27-23. SMCE/SMCM Field Descriptions

Bits	Name	Description
0–3	—	Reserved, should be cleared.
4	CTXB	C/I channel buffer transmitted. Set when the C/I transmit buffer is now empty.
5	CRXB	C/I channel buffer received. Set when the C/I receive buffer is full.
6	MTXB	Monitor channel buffer transmitted. Set when the monitor transmit buffer is now empty.
7	MRXB	Monitor channel buffer received. Set when the monitor receive buffer is full.

Chapter 28

Multi-Channel Controllers (MCCs)

NOTE

The MPC8250 and the MPC8255 have only one MCC.

The signalling system #7 (SS7) functionality described in this chapter is not available on rev A.1 .29 μ m (HiP3) silicon.

Refer to www.freescale.com for the latest RAM microcode packages that support enhancements.

A multi-channel controller (MCC) allows the PowerQUICC II to support up to 128 separate time-division serial channels on one peripheral. The PowerQUICC II has two MCCs. Each MCC is paired with a serial interface (SI), allowing the MCC to communicate over any of that SI's 4 time-division multiplexed streams (TDM).

An MCC's channels are assigned to a particular TDM in subgroups of 32 channels. MCC1's channels (0-127) may not be programmed to work with SI2, nor MCC2's channels (128-255) to work with SI1. Each channel of an MCC can be programmed to perform in a mode separate from the other channels of that MCC.

Proper programming of the SI and SDRAM is responsible for the routing of timeslots within a TDM stream to the appropriate MCC channel at the desired time. Programming the SI is covered in [Chapter 15, "Serial Interface with Time-Slot Assigner."](#) Users should be familiar with the information there before proceeding.

Each MCC has the following features:

- Up to 128 independent HDLC or transparent communication channels or up to 64 SS7 channels
- Independent mapping for receive/transmit
- Supports HDLC, transparent, or SS7 protocols on a per-channel basis
- Supports additional circuit emulation service functionality when used in conjunction with ATM AAL1
- Supports interworking with AAL0
- Up to 256 DMA channels with independent buffer descriptor (BD) tables
- Five interrupt circular tables with programmable size and overflow identification. One for transmit and four for receive.
- Global loop mode
- Individual channel loop mode
- Efficient bus usage (no bus usage for inactive channel or for active channels with nothing to transmit)

- Efficient control of the interrupts to the core
- Uses external BD tables.
- Uses on-chip dual-port RAM (DPRAM) for parameter storage
- Uses 64-bit data transactions for reading and writing data in BDs
- Supports automatic routing in transparent mode using negative empty polarity
- Supports inverted data per channel
- Supports super channel synchronization in transparent mode (slot synchronization)
- Supports in-line synchronization in transparent mode (synchronization on a pattern of 1 or 2 bytes)

28.1 MCC Operation Overview

Each MCC relies upon its corresponding SI block as its physical interface to a TDM. Once an SI's TDM has been programmed to contain MCC-related timeslots (accomplished via SDRAM programming) and has been enabled, the SI clocks data out of an MCC channel's TX FIFO or clocks data into an MCC channel's RX FIFO as appropriate. Note that the SI contains no data buffering; data moving to or from an MCC channel's FIFO is clocked directly through the SI to or from the TDM data lines.

Activity in an MCC channel's FIFO triggers a request to the CPM. The CPM then uses a variety of MCC-related data structures to handle that channel's traffic. MCC global parameters govern the overall state of the MCC block and also contain some threshold settings and base pointers used by all channels for their operation. There is also one set of channel-specific parameters and channel-extra parameters per MCC channel, containing protocol state information for that channel and pointers to that particular channel's receive and transmit buffer descriptors. These parameter RAM areas are described in more detail in the following sections.

Note that the channel-specific parameter area may be interpreted differently depending on what protocol is being used on that particular channel, whether it is HDLC, transparent, or SS7. If an MCC channel is being used in conjunction with AAL1 CES, there are additional programming model changes that take place. Also, if a TDM is programmed to make use of superchannelled MCC timeslots, a structure called the Superchannel Table is also used. All these parameter RAM areas are described in more detail in the following sections.

28.1.1 MCC Data Structure Organization

Each MCC uses the following data structures:

- Global MCC parameters (common to all the 128 channels of that MCC) placed in the DPRAM from the offset (relative to the DPRAM base address) defined in Table 14-10 on page 14-21.
- Channel-specific parameters. In HDLC and transparent modes each channel uses 64 bytes of specific parameters placed in the DPRAM at offset $64 * CH_NUM$ (relative to the DPRAM base address). In SS7 mode each channel uses 128 bytes of specific parameters placed DPRAM at offset $128 * CH_NUM$. CH_NUM is the channel number (0–127 for MCC1 and 128–255 for MCC2).

Channel-specific parameters are described in the following sections:

- [Section 28.3.1, “Channel-Specific HDLC Parameters”](#)
- [Section 28.3.2, “Channel-Specific Transparent Parameters”](#)

— Section 28.3.4, “Channel-Specific SS7 Parameters”

Note that the DPRAM memory corresponding to the inactive channels can be used for other purposes.

- Channel extra parameters. Each channel use 8 bytes of extra parameters placed in the DPRAM at offset $XTRABASE + 8*CH_NUM$ (relative to the DPRAM base address). $XTRABASE$ is one of the global MCC parameters. Refer to Section 28.4, “Channel Extra Parameters.” Note that the DPRAM memory corresponding to the inactive channels can be used for other purposes.
- Superchannel table (used only if superchannelled timeslots are defined in SIRAM programming). This table is placed in the DPRAM from the offset $SCTPBASE$ (relative to the DPRAM base address). $SCTPBASE$ is one of the global MCC parameters. The super channel table is described in Section 28.5.1, “Superchannel Table.”
- BD tables placed in the external memory. All the BD tables associated with one MCC must reside in a 512-KByte segment. The absolute base addresses of a channel BD table is $MCCBASE + 8*RBASE$ (for the receiver) and $MCCBASE + 8*TBASE$ (for the transmitter). $MCCBASE$ is one of the global MCC parameters and $RBASE/TBASE$ are channel extra parameters. Each BD table is a circular queue. One BD includes status bits, start address and length of a data buffer. Figure 28-1 shows the BD structure for one MCC.
- Circular interrupt tables placed in the external memory. There is one table for the transmitter interrupts (base address $TINTBASE$) and between one and four tables for receiver interrupts (base address $RINTBASE0$ – $RINTBASE4$). $TINTBASE$ and $RINTBASE0$ – $RINTBASE4$ are global MCC parameters.
- Three registers ($MCCE$, $MCCM$, and $MCCF$) at described in Section 28.8.1, “MCC Event Register ($MCCE$)/Mask Register ($MCCM$),” and Section 28.6, “MCC Configuration Registers ($MCCFx$).”




Figure 28-1. BD Structure for One MCC

28.2 Global MCC Parameters

The global MCC parameters are described in [Table 28-1](#).

Table 28-1. Global MCC Parameters

Offset ¹	Name	Width	Description
0x00	MCCBASE	Word	MCC base pointer. User-initialized parameter points to the starting address of a 512-Kbyte BD segment in external memory.
0x04	MCCSTATE	Hword	MCC state. Used by the CP for global state definition. Should be cleared during initialization.
0x06	MRBLR	Hword	Maximum receive buffer length (user-initialized). Defines the maximum number of bytes written to a receive buffer before moving to the next buffer for this channel. This value must be a multiple of 8.
0x08	GRFTHR	Hword	Global receive frame threshold. Used to reduce interrupt overhead that would otherwise occur when many short HDLC frames arrive that each cause an RXF interrupt. Programming GRFTHR can be used to limit the frequency of RXF interrupts. In normal operation, an unmasked RXF event is written to the interrupt table on each received frame. However, a user may choose to mask the RXF event and program GRFTHR instead. If the user places a non-zero value in GRFTHR, RINT _x is asserted in the MCC event register when the number of RXF events reaches the GRFTHR value. Therefore, note that in addition to indicating new interrupt queue entries, the assertion of RINT _x could then also be due to the threshold of received frames being reached due to activity on any of this MCC's receive channels. Therefore, software should look for frames in all active buffer descriptor rings. This parameter does not need to be reset after an interrupt.
0x0A	GRFCNT	Hword	Global receive frame count. A down counter used to implement the GRFTHR feature. It should be initialized to the GRFTHR value. The CP writes an entry in a circular interrupt table and decrements GRFCNT each time a frame is received. When GRFCNT reaches zero, the CP generates an interrupt and re-initializes GRFCNT with GRFTHR. This parameter does not need to be reset after an interrupt.
0x0C	RINTTMP	Word	Temporary location for holding the receive interrupt queue entry, used by the CP (reserved)
0x10	DATA0	Word	Temporary location for holding data, used by the CP (reserved)
0x14	DATA1	Word	Temporary location for holding data, used by the CP (reserved)
0x18	TINTBASE	Word	Multi-channel transmitter circular interrupt table base address. The interrupt circular table is a cyclic table (FIFO-like). Each table entry contains information about an interrupt request generated by the MCC to the host.
0x1C	TINTPTR	Word	Pointer to the transmitter circular interrupt table. The CP writes the next interrupt information to this entry when an exception occurs. The user must copy the TINTBASE value to TINTPTR before enabling interrupts. Further updates of the TINTPTR are done by the CP.
0x20	TINTTMP	Word	Temporary location for holding the transmit interrupt queue entry, used by the CP. The 60x initializes this field before initializing the MCC. The user must clear it before enabling interrupts.
0x24	SCTPBASE	Hword	Internal pointer for the super channel transmit table, offset from the DPRAM address
0x26	—	Hword	

Table 28-1. Global MCC Parameters (continued)

Offset ¹	Name	Width	Description
0x28	C_MASK32	Word	CRC constant (user initialized to 0xDEBB20E3). Used for 32-bit CRC-CCITT calculation if HDLC mode is chosen for a selected channel. (This option is programmable. For each HDLC channel, one of two CRC-CCITT can be selected through the CHAMR.)
0x2C	XTRABASE	Hword	Pointer the beginning of the extra parameters information, offset from the DPRAM address
0x2E	C_MASK16	Hword	CRC constant (user initialized to 0xF0B8). Used for 16-bit CRC-CCITT calculation if HDLC mode is chosen for a selected channel. This option is programmable. For each HDLC channel, one of two CRC-CCITT can be selected through the CHAMR.
0x30	RINTTMP0	Word	RINTTMPx. Temporary location for holding a receive circular interrupt circular table entry (for tables 0–4), used by the CP. The user must clear it before enabling interrupts. See Section 28.8, “MCC Exceptions.”
0x34	RINTTMP1	Word	
0x38	RINTTMP2	Word	
0x3C	RINTTMP3	Word	
0x40	RINTBASE0	Word	RINTBASEx—Multi-channel receiver circular interrupt table base address. The interrupt circular table is a cyclic table (FIFO-like). Each table entry contains information about an interrupt request generated by the MCC to the host. RINTPTRx—Pointer to the receiver circular interrupt table. The CP writes the next interrupt information to this entry when an exception occurs. The user must copy the RINTBASEx value to RINTPTRx before enabling interrupts. Further updates of the RINTPTRx are done by the CP.
0x44	RINTPTR0	Word	
0x48	RINTBASE1	Word	
0x4C	RINTPTR1	Word	
0x50	RINTBASE2	Word	
0x54	RINTPTR2	Word	
0x58	RINTBASE3	Word	
0x5C	RINTPTR3	Word	
0x60	TS_TMP	Word	Temporary place for time stamp

¹ Offset to MCC Base

28.3 Channel-Specific Parameters

Each FIFO in the MCC is managed by a set of channel-specific parameters. These parameters can change based upon what protocol is being used on that channel. The following sections describe the various programming models used for an MCC channel.

28.3.1 Channel-Specific HDLC Parameters

[Table 28-2](#) describes channel-specific parameters for HDLC.

Table 28-2. Channel-Specific Parameters for HDLC

Offset ¹	Name	Width	Description
0x00	TSTATE	Word	Tx internal state. To start a transmitter channel the user must write to TSTATE 0xHH80_0000. HH is the TSTATE high byte described in Section 28.3.1.1, “Internal Transmitter State (TSTATE)—HDLC Mode.”
0x04	ZISTATE	Word	Zero-insertion machine state. User-initialized to one of the following values: 0x10000207 for regular channel transmitting all 1s before first frame of data 0x00000207 for regular channel transmitting flags before first frame of data 0x30000207 for inverted channel transmitting all 1s before first frame of data 0x20000207 for inverted channel transmitting flags before first frame of data Note: Used in conjunction with ZIDATA0 and ZIDATA1.
0x08	ZIDATA0	Word	Zero-insertion high word data buffer. User-initialized to one of the following values: 0xFFFFFFFF allows transmission of all 1s before first frame of data 0x7E7E7E7E allows transmission of flags before first frame of data Note: Used in conjunction with ZISTATE and ZIDATA1.
0x0C	ZIDATA1	Word	Zero-insertion low word data buffer. User-initialized to one of the following values: 0xFFFFFFFF allows transmission of all 1s before first frame of data 0x7E7E7E7E allows transmission of flags before first frame of data Note: Used in conjunction with ZISTATE and ZIDATA0.
0x10	TBDFlags	Hword	TxDB flags, used by the CP (read-only for the user)
0x12	TBDCNT	Hword	Tx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)
0x14	TBDPTR	Word	Tx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)
0x18	INTMSK	Hword	Channel's interrupt mask flag. See Section 28.3.3.1.1, “Interrupt Circular Table Entry and Interrupt Mask (INTMSK)—AAL1 CES.”
0x1A	CHAMR	Hword	Channel mode register. See Section 28.3.1.3, “Channel Mode Register (CHAMR)—HDLC Mode.”
0x1C	TCRC	Word	Temp transmit CRC. Temp value of CRC calculation result, used by the CP (read-only for the user)
0x20	RSTATE	Word	Rx internal state. To start a receiver channel the user must write to RSTATE 0xHH80_0000. HH is the RSTATE high byte described in Section 28.3.1.4, “Internal Receiver State (RSTATE)—HDLC Mode.”
0x24	ZDSTATE	Word	Zero-deletion machine state (User-initialized to 0x00FFFE0 for regular channel and 0x20FFFE0 for inverted channel)
0x28	ZDDATA0	Word	Zero-deletion high word data buffer (User-initialized to 0xFFFFFFFF)
0x2C	ZDDATA1	Word	Zero-deletion low word data buffer (User-initialized to 0xFFFFFFFF)
0x30	RBDFlags	Hword	RxBD flags, used by the CP (read-only for the user)
0x32	RBDCNT	Hword	Rx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)
0x34	RBDPTR	Word	Rx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)

Table 28-2. Channel-Specific Parameters for HDLC (continued)

Offset ¹	Name	Width	Description
0x38	MFLR	Hword	Maximum frame length register. Defines the longest expectable frame for this channel. (64-Kbyte maximum). The remainder of a frame that is larger than MFLR is discarded and the LG flag is set in the last frame's BD. An interrupt request might be generated (RXF and RXB) depending on the interrupt mask. A frame's length is considered to be everything between flags, including CRC. No more data is written into the current buffer when the MFLR violation is detected.
0x3A	MAX_CNT	Hword	Max_length counter, used by the CP (read-only for the user)
0x3C	RCRC	Word	Temp receive CRC, used by the CP (read-only for the user)

¹ The offset is relative to dual-port RAM (DPRAM) base address + 64*CH_NUM

28.3.1.1 Internal Transmitter State (TSTATE)—HDLC Mode

Internal transmitter state (TSTATE) is a 4-byte register provides transaction parameters associated with SDMA channel accesses (like function code registers) and starts the transmitter channel.

To start the channel, write 0xHH800000 to TSTATE, where HH is the TSTATE high byte (see [Figure 28-2](#)). When the channel is active, the CP changes the value of the three LSBs, hence these 3 bytes must be masked if the user reads back the TSTATE.

	0	1	2	3	4	5	6	7
Field	—	GBL	BO		TC2	DTB	BDB	
Reset			—					
R/W			R/W					

Figure 28-2. TSTATE High Byte

TSTATE high-byte fields are described in [Table 28-3](#).

Table 28-3. TSTATE High-Byte Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global. Setting GLB activates snooping (only the 60X bus can be snooped, this parameter is ignored for local bus transactions).
3–4	BO	Byte ordering. Set BO to select the required byte ordering for the buffer. If BO is changed on-the-fly, it takes effect at the beginning of the next frame or at the beginning of the next BD. 00 Reserved 01 Munged little-endian. 1x Big-endian
5	TC2	Transfer code. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.

Table 28-3. TSTATE High-Byte Field Descriptions

Bits	Name	Description
6	DTB	Data bus indicator. Selects the bus that handles transfers to and from data buffers. 0 60x bus SDMA 1 Local bus SDMA
7	BDB	BD bus. Selects the bus that handles transfers to/from BD and interrupt circular tables. 0 60x bus SDMA used for accessing BDs 1 Local bus SDMA used for accessing BDs

28.3.1.2 Interrupt Mask (INTMSK)—HDLC Mode

The interrupt mask (INTMSK) provides bits for enabling/disabling the reporting of each possible event defined in the interrupt circular table entry. For descriptions of each event bit, refer to [Section 28.8.1.1, “Interrupt Circular Table Entry.”](#)

	0	5	6	7	8	9	10	11	12	13	14	15
Interrupt Entry	—		UN	TXB	—		NID	IDL	MRF	RXF	BSY	RXB
INTMSK	—		Mask Bits		—		Mask Bits					

Figure 28-3. INTMSK Mask Bits

To enable an interrupt, set the corresponding bit. If a bit is cleared, no interrupt request is generated and no new entry is written in the circular interrupt table. The user must initialize INTMSK prior to operation. Reserved bits should remain cleared.

28.3.1.3 Channel Mode Register (CHAMR)—HDLC Mode

The channel mode register (CHAMR) is a user-initialized register, shown in [Figure 28-4](#). For a descriptions of CHAMR in transparent and SS7 modes, refer to [Section 28.3.2.3](#) and [Section 28.3.4.1](#) respectively. For channels that are used in conjunction with CES functionality, the user should refer to [Section 28.3.3.2, “Channel Mode Register \(CHAMR\)—AAL1 CES,”](#) for additional information.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15
Field	MODE	POL	1	IDLM	—	RD	—	CRC	—	TS	RQN	NOF			
Reset	—														
R/W								R/W							
Offset								0x1A							

Figure 28-4. Channel Mode Register (CHAMR)

CHAMR fields are described in [Table 28-4](#).

Table 28-4. CHAMR Field Descriptions

Bits	Name	Description
0	MODE	This mode bit determines whether the HDLC or transparent mode is used. It also determines how other CHAMR bits are interpreted. 0 Transparent mode. See Section 28.3.2.3, “Channel Mode Register (CHAMR)—Transparent Mode.” 1 HDLC mode
1	POL	Enable polling. POL enables the transmitter to poll the TxBDs. 0 Polling is disabled (The CPM does not access the external bus to check the R bit in the TxBD). 1 Polling is enabled. POL is used to optimize the use of the external bus. Software should always set POL at the beginning of a transmit sequence of one or more frames. The CP clears POL when no more buffers are ready in the transmit queue, i.e. when it finds a BD with R = 0 (for example, at the end of a frame or at the end of a multi-frame transmission). To minimize useless transactions on the external bus, software should always prepare the new BD, or multiple BDs, and set BD[R] before enabling polling.
2	1	Must be set.
3	IDL	Idle mode. 0 No idle patterns are sent between frames. After sending NOF+1 flags, the transmitter starts sending the data of the frame. If the transmission is between frames and the frame buffers are not ready, the transmitter sends flags until it can start transmitting the data. 1 At least one idle pattern is sent between adjacent frames. The NOF value shall be no smaller than the PAD setting, see TxBD. If NOF = 0, this is identical to flag sharing in HDLC. Mode flags precede the actual data. When IDLM = 1, at least one idle pattern is sent between adjacent frames. If the transmission is between frames and the frame buffer is not ready, the transmitter sends idle characters. When data is ready, the NOF+1 flags are sent followed by the data frame. If IDLE mode is selected and NOF = 1, the following sequence is sent:init value, FF, FF, flag, flag, data, The init value before the idle will be ones.
4	—	This bit must be cleared.
5	RD	0 Normal bit order (transmit/receive the lsb of each octet first) 1 Reversed bit order (transmit/receive the msb of each octet first)
6–7	—	These bits must be cleared.
8	CRC	Selects the type of CRC when HDLC channel mode is used. 0 16-bit CCITT-CRC 1 32-bit CCITT-CRC
9	—	This bit must be cleared.
10	TS	Receive time stamp. If this bit is set a 4 byte time stamp is written at the beginning of every data buffer that the BD points to. If this bit is set the data buffer must start from an address equal to $8*n-4$ (n is any integer larger than 0).

Table 28-4. CHAMR Field Descriptions (continued)

Bits	Name	Description
11–12	RQN	Receive queue number. Specifies the receive interrupt queue number. 00 Queue number 0. 01 Queue number 1. 10 Queue number 2. 11 Queue number 3.
13–15	NOF	Number of flags. NOF defines the minimum number of flags before frames: 000 At least 1 flag 001 At least 2 flags 111 At least 8 flags

28.3.1.4 Internal Receiver State (RSTATE)—HDLC Mode

Internal receiver state (RSTATE) is a 4-byte register that provides transaction parameters associated with SDMA channel accesses (like function code registers) and starts the receiver channel.

To start the channel the user must write 0xHH800000 to RSTATE, where HH is the RSTATE high byte (see Figure 28-5). When the channel is active the CP changes the value of the 3 LSBs, hence these 3 bytes must be masked if the user reads back the RSTATE.

	0	1	2	3	4	5	6	7	
Field	—		GBL		BO		TC2	DTB	BDB
Reset	—								
R/W	R/W								
Addr	0x20								

Figure 28-5. Rx Internal State (RSTATE) High Byte

RSTATE high-byte fields are described in Table 28-5.

Table 28-5. RSTATE High-Byte Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global. Setting GLB activates snooping (only the 60X bus can be snooped, this parameter is ignored for local bus transactions).
3–4	BO	Byte ordering. Set BO to select the required byte ordering for the buffer. If BO is changed on-the-fly, it takes effect at the beginning of the next frame or at the beginning of the next BD. 00 Reserved 01 Munged little-endian. 1x Big-endian
5	TC2	Transfer code. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.

Table 28-5. RSTATE High-Byte Field Descriptions (continued)

Bits	Name	Description
6	DTB	Data bus indicator. The transfers to data buffers are handled by the: 0 60x bus SDMA 1 Local bus SDMA
7	BDB	BD and interrupt circular tables bus indicator. The transfers to/from BD and interrupt circular tables are handled by the: 0 60x bus SDMA 1 Local bus SDMA Note: The following restrictions result from the fact that there is a common bus selection bit for BDs and interrupt circular tables: <ul style="list-style-type: none"> • The RxBDs of all the channels that use a particular interrupt table must reside on the same bus (60x or local). • All TxBDs must reside on the same bus (60x or local).

28.3.2 Channel-Specific Transparent Parameters

Table 28-6 describes channel-specific parameters for transparent operation.

Table 28-6. Channel-Specific Parameters for Transparent Operation

Offset ¹	Name	Width	Description
0x00	TSTATE	Word	Tx internal state. To start a transmitter channel the user must write to TSTATE 0xHH80_0000. HH is the TSTATE high byte described in Section 28.3.1.1, “Internal Transmitter State (TSTATE)—HDLC Mode.”
0x04	ZISTATE	Word	Zero-insertion machine state.(User-initialized to 0x10000207 for regular channel, and 0x30000207 for inverted channel)
0x08	ZIDATA0	Word	Zero-insertion high word data buffer (User-initialized to 0xFFFFFFFF)
0x0C	ZIDATA1	Word	Zero-insertion low word data buffer (User-initialized to 0xFFFFFFFF)
0x10	TBDFlags	Hword	TxDB flags, used by the CP (read-only for the user)
0x12	TBDCNT	Hword	Tx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)
0x14	TBDPTR	Word	Tx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)
0x18	INTMSK	Hword	Channel’s interrupt mask flag. See Section 28.3.3.1.1, “Interrupt Circular Table Entry and Interrupt Mask (INTMSK)—AAL1 CES.”
0x1A	CHAMR	Hword	Channel mode register. See Section 28.3.2.3, “Channel Mode Register (CHAMR)—Transparent Mode.”
0x1C	—	Word	Reserved
0x20	RSTATE	Word	Rx internal state. To start a receiver channel the user must write to RSTATE 0xHH80_0000. HH is the RSTATE high byte described in Section 28.3.1.4, “Internal Receiver State (RSTATE)—HDLC Mode.”

Table 28-6. Channel-Specific Parameters for Transparent Operation (continued)

Offset ¹	Name	Width	Description																									
0x24	ZDSTATE	Word	Zero-deletion machine state. Initialize ZDSTATE as in the following table: <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>Channel Type</th> <th>RCVSYNC</th> <th>ZDSTATE Initial Programmed Value</th> </tr> </thead> <tbody> <tr> <td colspan="3">If pattern synchronization is used (CHAMR[SYNC] = 1x), then...</td> </tr> <tr> <td rowspan="2">Regular</td> <td>0bxxxx_xxxx_xxxx_xxx0</td> <td>0x00FF_FFE0</td> </tr> <tr> <td>0bxxxx_xxxx_xxxx_xxx1</td> <td>0x0000_0000</td> </tr> <tr> <td rowspan="2">Inverted</td> <td>0bxxxx_xxxx_xxxx_xxx0</td> <td>0x20FF_FFE0</td> </tr> <tr> <td>0bxxxx_xxxx_xxxx_xxx1</td> <td>0x2000_0000</td> </tr> <tr> <td colspan="3">If pattern synchronization is not used (CHAMR[SYNC] = 00), then...</td> </tr> <tr> <td>Regular</td> <td>0x0000</td> <td>0x50FF_FFE0</td> </tr> <tr> <td>Inverted</td> <td>0x0000</td> <td>0x70FF_FFE0</td> </tr> </tbody> </table>	Channel Type	RCVSYNC	ZDSTATE Initial Programmed Value	If pattern synchronization is used (CHAMR[SYNC] = 1x), then...			Regular	0bxxxx_xxxx_xxxx_xxx0	0x00FF_FFE0	0bxxxx_xxxx_xxxx_xxx1	0x0000_0000	Inverted	0bxxxx_xxxx_xxxx_xxx0	0x20FF_FFE0	0bxxxx_xxxx_xxxx_xxx1	0x2000_0000	If pattern synchronization is not used (CHAMR[SYNC] = 00), then...			Regular	0x0000	0x50FF_FFE0	Inverted	0x0000	0x70FF_FFE0
Channel Type	RCVSYNC	ZDSTATE Initial Programmed Value																										
If pattern synchronization is used (CHAMR[SYNC] = 1x), then...																												
Regular	0bxxxx_xxxx_xxxx_xxx0	0x00FF_FFE0																										
	0bxxxx_xxxx_xxxx_xxx1	0x0000_0000																										
Inverted	0bxxxx_xxxx_xxxx_xxx0	0x20FF_FFE0																										
	0bxxxx_xxxx_xxxx_xxx1	0x2000_0000																										
If pattern synchronization is not used (CHAMR[SYNC] = 00), then...																												
Regular	0x0000	0x50FF_FFE0																										
Inverted	0x0000	0x70FF_FFE0																										
0x28	ZDDATA0	Word	Zero-deletion high word data buffer (User-initialized to 0xFFFFFFFF)																									
0x2C	ZDDATA1	Word	Zero-deletion low word data buffer (User-initialized to 0xFFFFFFFF)																									
0x30	RBDFlags	Hword	RxBD flags, used by the CP (read-only for the user)																									
0x32	RBDCNT	Hword	Rx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)																									
0x34	RBDPTR	Word	Rx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)																									
0x38	TMRBLR	Hword	Transparent maximum receive buffer length. Defines the maximum number of bytes written to a receiver buffer before moving to the next buffer for the respective channel. This value must be 8 byte aligned.																									
0x3A	RCVSYNC	Hword	Receive synchronization pattern. Defines the synchronization pattern when CHAMR[SYNC] is 0b1x. The two bytes are checked in reverse order (byte from address 0x3B first and byte from address 0x3A last). Non-inverted data is used for synchronization even if the channel is programmed to invert the data. Clear RCVSYNC when CHAMR[SYNC] = 0b0x.																									
0x3C	—	Word	Reserved																									

¹ The offset is relative to dual-port RAM address 64*CH_NUM

28.3.2.1 Internal Transmitter State (TSTATE)—Transparent Mode

In transparent mode, TSTATE functions the same as in HDLC mode. For a description, refer to Section 28.3.1.1.

28.3.2.2 Interrupt Mask (INTMSK)—Transparent Mode

In transparent mode, INTMSK functions the same as in HDLC mode. For a description, refer to Section 28.3.2.2.

28.3.2.3 Channel Mode Register (CHAMR)—Transparent Mode

Figure 28-6 shows the user-initialized channel mode register, CHAMR, for transparent mode. For channels that are used in conjunction with CES functionality, the user should refer to Section 28.3.3.2, “Channel Mode Register (CHAMR)—AAL1 CES,” for additional information.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	MODE	POL	1	1	EP	RD	SYNC		—		TS	RQN				—
Reset	—															
R/W	R/W															
Offset	0x1A															

Figure 28-6. Channel Mode Register (CHAMR)—Transparent Mode

CHAMR fields are described in Table 28-4.

Table 28-7. CHAMR Field Descriptions—Transparent Mode

Bits	Name	Description
0	MODE	Channel mode. Selects either HDLC or transparent mode. 0 Transparent mode. 1 HDLC mode
1	POL	Enable polling. POL enables the transmitter to poll the TxBDs. 0 Polling is disabled (The CPM does not access the external bus to check the R bit in the TxBD). 1 Polling is enabled. POL is used to optimize the use of the external bus. Software should always set POL at the beginning of a transmit sequence of one or more frames. The CP clears POL when no more buffers are ready in the transmit queue, i.e. when it finds a BD with R = 0 (for example, at the end of a frame or at the end of a multi-frame transmission). To prevent a significant number of useless transactions on the external bus, software should always prepare the new BD, or multiple BDs, and set BD[R] before enabling polling.
2–3	0b11	Must be set.
4	EP	Empty polarity and enable polling. 0 The E bit in the RxBD is handled in positive logic (1 = empty; 0 = not empty). Polling occurs only if POL is set. 1 The E bit in the RxBD is handled in negative logic (0 = empty, 1 = not empty). Polling occurs disregarding the value of POL.
5	RD	0 Normal bit order (transmit/receive the lsb of each octet first) 1 Reversed bit order (transmit/receive the msb of each octet first)

Table 28-7. CHAMR Field Descriptions—Transparent Mode (continued)

Bits	Name	Description			
6–7	SYNC	Synchronization. SYNC controls synchronization of multi-channel operation in transparent mode.			
		SYNC	Receive	Transmit	Description
		00	None	None	Transmitter and receiver operate with no synchronization algorithm. RCVSYNC should be cleared or erroneous behavior may occur. If data synchronization is not used, the beginning of receive data may contain an arbitrary amount of bytes before actual data appears in the receive buffer. These unrelated bytes can be data or idles that were in the receive FIFO when reception began or can be data that was on the line previous to the arrival of the intended data.
		01	Slot	Slot	The first data is sent/received in the slot defined in the slot assignment table (for super channels only). RCVSYNC should be cleared or received data may be shifted.
		10	8-bit	None	Receive data synchronization uses an 8-bit pattern specified by the 8 msb of RCVSYNC. The sync bytes are not written to the receive buffer.
		11	16-bit	None	Receive data synchronization uses a 16-bit pattern specified by RCVSYNC. The first byte of the sync pattern will not be written to the receive buffer. The second byte of the sync pattern will be written to the receive buffer (first and second represent the order in which the two bytes of the sync pattern are received on the serial channel).
8–9	—	Reserved, must be cleared.			
10	TS	Receive time stamp. If this bit is set a 4 byte time stamp is written at the beginning of every data buffer that the BD points to. If this bit is set the data buffer must start from an address equal to $8*N-4$ (N is any number larger than 0).			
11–12	RQN	Receive queue number. Specifies the receive interrupt queue number. 00 Queue number 0. 01 Queue number 1. 10 Queue number 2. 11 Queue number 3.			
13–15	—	Reserved, must be cleared.			

28.3.2.4 Internal Receiver State (RSTATE)—Transparent Mode

In transparent mode, RSTATE functions the same as in HDLC mode. For a description, refer to Section 28.3.1.4.

28.3.3 MCC Parameters for AAL1 CES Usage

When using AAL1 CES, the structured and unstructured data are transferred between the ATM and MCC automatically without CPU intervention. Refer to [Chapter 31, “ATM AAL1 Circuit Emulation Service.”](#) The following subsections describe the additional parameters required for AAL1 CES.

28.3.3.1 Channel-Specific Parameters—AAL1 CES

The following are changes that occur in the channel-specific parameter RAM when using AAL1 CES. [Table 28-8](#) describes the additional global MCC parameters specific to CES operation.

Table 28-8. CES-Specific Global MCC Parameters

Offset ¹	Name	Width	Description
0x00	CATB	Hword	CES adaptive threshold tables base address. Points to the dual-port RAM area containing the CES slip control thresholds and the adaptive counter See Section 31.5, “ATM-to-TDM Adaptive Slip Control.” Should be 8-byte aligned (8 octets for each AAL1-MCC channel). User-defined and should match the CATB value programmed in the AAL-1 parameter RAM; see Section 31.8.1, “AAL1 CES Parameter RAM.”
0x02	—	Hword	Reserved, should be cleared during initialization.
0x04, 0x08, 0x0C, 0x10	UTAA, UTAB, UTAC, UTAD,	Hword	Underrun template address for TDMx. Points to the dual-port RAM area containing the user-defined template to be sent during an MCC transmitter pre-underrun condition.
0x06, 0x0A, 0x0E, 0x12	UTSA, UTSB, UTSC, UTSD,	Hword	Underrun template size for TDMx. This is the size in bytes of the underrun template buffer.

¹ The offset to the CES-specific global MCC parameter RAM for MCC1 is 0x8780. For MCC2, it is 0x8880.

28.3.3.1.1 Interrupt Circular Table Entry and Interrupt Mask (INTMSK)—AAL1 CES

Interrupt circular table entries contain information about channel-specific events. The interrupt mask (INTMSK) provides bits for enabling/disabling the reporting of each possible event defined in the interrupt circular table entry. Note that two CES-related interrupts provide slip indications for the MCC transmitter; these interrupts are reflected in both the interrupt circular table entries and the INTMSK fields. They are described in [Table 28-19](#).

	0	3	4	5	6	7	8	9	10	11	12	13	14	15
Interrupt Entry	—		SLIPE	SLIPS	UN	TXB	—		NID	IDL	MRF	RXF	BSY	RXB
INTMSK	—		CES Mask Bits		Mask Bits		—		Mask Bits					

Figure 28-7. INTMSK Mask Bits

To enable an interrupt, set the corresponding bit. If a bit is cleared, no interrupt request is generated and no new entry is written in the interrupt circular table. The user must initialize INTMSK prior to operation. Reserved bits are cleared.

28.3.3.2 Channel Mode Register (CHAMR)—AAL1 CES

[Figure 28-6](#) shows the user-initialized channel mode register, CHAMR, for CES operation. It is the same as the CHAMR in transparent mode with three extra CES fields in bits 13–15.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	MODE	POL	1	1	EP	RD	SYNC	—	TS	RQN	CESM	UDC	UTM			
Reset	—															
R/W	R/W															
Offset	0x1A															

Figure 28-8. Channel Mode Register (CHAMR)—CES Mode

The CHAMR in CES mode fields are described in [Table 28-7](#).

Table 28-9. CHAMR Field Descriptions—CES Mode

Bits	Name	Description		
0	MODE	Channel mode. Selects either HDLC or transparent mode. Must be cleared for CES operation. 0 Transparent mode. 1 HDLC mode		
1	POL	Enable polling. POL enables the transmitter to poll the TxBDs. 0 Polling is disabled (The CPM does not access the external bus to check the R bit in the TxBD). 1 Polling is enabled. POL is used to optimize the use of the external bus. Software should always set POL at the beginning of a transmit sequence of one or more frames. The CP clears POL when no more buffers are ready in the transmit queue, i.e. when it finds a BD with R = 0 (for example, at the end of a frame or at the end of a multi-frame transmission). To prevent a significant number of useless transactions on the external bus, software should always prepare the new BD, or multiple BDs, and set BD[R] before enabling polling.		
2–3	0b11	Must be set.		
4	EP	Empty polarity and enable polling. 0 The E bit in the RxBD is handled in positive logic (1 = empty; 0 = not empty). Polling occurs only if POL is set. 1 The E bit in the RxBD is handled in negative logic (0 = empty, 1 = not empty). Polling occurs disregarding the value of POL.		
5	RD	0 Normal bit order (transmit/receive the lsb of each octet first) 1 Reversed bit order to be reversed (transmit/receive the msb of each octet first).		
6–7	SYNC	Synchronization. SYNC controls synchronization of multi-channel operation in transparent mode.		
	SYNC	Receive	Transmit	Description
	00	None	None	Transmitter and receiver operate with no synchronization algorithm
	01	Slot	Slot	The first data is sent/received in the slot defined in the slot assignment table (for super channels only)
	10	8-bit	None	Receive data synchronization uses an 8-bit pattern specified by the 8 msb of RCVSYNC. The sync bytes will not be written to the receive buffer
	11	16-bit	None	Receive data synchronization uses a 16-bit pattern specified by RCVSYNC. The first byte of the sync pattern will not be written to the receive buffer. The second byte of the sync pattern will be written to the receive buffer (first and second represent the order in which the two bytes of the sync pattern are received on the serial channel).

Table 28-9. CHAMR Field Descriptions—CES Mode (continued)

Bits	Name	Description
8–9	—	Reserved, should be cleared during initialization.
10	TS	Receive time stamp. If this bit is set a 4 byte time stamp is written at the beginning of every data buffer that the BD points to. If this bit is set the data buffer must start from an address equal to $8 \times N - 4$ (N is any number larger than 0).
11–12	RQN	Receive queue number. Specifies the receive interrupt queue number. 00 Queue number 0 01 Queue number 1 10 Queue number 2 11 Queue number 3
13	CESM	Circuit emulation service mode. 0 Normal mode 1 CES mode
14	UDC	User-defined cell support. 0 User-defined ATM cells are not supported. 1 User-defined ATM cells are supported.
15	UTM	Underrun template mode. 0 Retransmit the last buffer. 1 Send the user-defined template.

28.3.4 Channel-Specific SS7 Parameters

Based on the HDLC protocol, the signalling system #7 (SS7) protocol is used to manage public service networks. The SS7 protocol operates on signal units (SU), which are analogous to HDLC frames. The physical, data link, and network layer functions of the SS7 protocol are called the message transfer part (MTP). Implementing the MTP layer 2 (data link) functions in host software is difficult with multiple performance issues. The PowerQUICC II SS7 microcode enables applications requiring multi-channel SS7 processing.

The SS7 controller is implemented using the MCC hardware with microcode running on the CPM. Each MCC implements the following layer 2 portions of the MTP:

- Signal unit (SU) retransmission
- Automatic fill-in signal unit (FISU) transmission
- Short SU filtering
- Duplicate fill-in and link-status signal unit (FISU/LSSU) filtering
- Octet counting
- Signal unit error rate monitoring
- Good frame counter and bad frame counting
- Initial alignment (supports alignment error rate monitoring)

Host software, however, is needed to handle the following higher-level functions of the MTP layer 2 not supported by the SS7 controller:

- Link state control

- Flow control

SS7 features are as follows:

- Up to 128 independent communication channels (64 channels per MCC)
- Independent mapping for receive and transmit
- Standard HDLC features
 - Flag/Abort/Idle generation/detection
 - Zero insertion/deletion
 - 16-bit CRC-CCITT generation/checking
 - Detection of non-octet aligned signal units
 - Programmable number of flags between signal units
- Maintenance of signal unit error monitor (SUERM)
- Maintenance of alignment error rate monitor (AERM)
- Maintenance of separate counters for error-free and bad frames
- Detection and stripping of long signal units
- Discard of short signal units (less than 5 octets)
- Transmission of signal units with a programmable delay (applies to JT-Q.703 standard)
- Automatic transmission of fill-in signal units (FISU)
- Automatic retransmission of signal units (for link-status signal unit (LSSU) retransmission)
- Automatic discard of identical FISUs and LSSUs using a user-defined mask
- Octet counting mode in case of long signal units and receiver overrun
- Five circular interrupt tables with programmable size and overflow identification—one for transmit and four for receive.
- Global or individual channel loop modes
- Efficient bus usage (no bus usage for inactive channels or for active channels with nothing to send)
- Efficient control of interrupts to the CPU
- Supports external BD tables
- Uses on-chip dual-port RAM for parameter storage
- Uses 64-bit data transactions for reading and writing data in BDs

Table 28-10 describes channel-specific parameters for SS7. Note that a given parameter location may have a different definition depending on the standard used (ITU-T/ANSI or Japanese standard).

Table 28-10. Channel-Specific Parameters for SS7

Offset ¹	Name ²	Width	Description
0x00	TSTATE	Word	Tx internal state. The user must write to TSTATE 0xHH80_0000. HH is the TSTATE High Byte. Refer to Section 28.3.1.1, “Internal Transmitter State (TSTATE)—HDLC Mode.”
0x04	ZISTATE	Word	Zero-insertion machine state. User-initialized to one of the following values: 0x10000207 for regular channel transmitting all 1s before first frame of data 0x00000207 for regular channel transmitting flags before first frame of data 0x30000207 for inverted channel transmitting all 1s before first frame of data 0x20000207 for inverted channel transmitting flags before first frame of data Note: Used in conjunction with ZIDATA0 and ZIDATA1.
0x08	ZIDATA0	Word	Zero-insertion high word data buffer. User-initialized to one of the following values: 0xFFFFFFFF allows transmission of all 1s before first frame of data 0x7E7E7E7E allows transmission of flags before first frame of data Note: Used in conjunction with ZISTATE and ZIDATA1.
0x0C	ZIDATA1	Word	Zero-insertion low word data buffer. User-initialized to one of the following values: 0xFFFFFFFF allows transmission of all 1s before first frame of data 0x7E7E7E7E allows transmission of flags before first frame of data Note: Used in conjunction with ZISTATE and ZIDATA0.
0x10	TBDFlags	Hword	TxBD flags, used by the CP (read-only for the user)
0x12	TBDCNT	Hword	Tx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)
0x14	TBDPTR	Word	Tx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)
0x18	ECHAMR	Word	Extended channel mode register. See 28.3.4.1, “Extended Channel Mode Register (ECHAMR)—SS7 Mode.”
0x1C	TCRC	Word	Temporary transmit CRC. Temporary value of CRC calculation result, used by the CP (read-only for the user)
0x20	RSTATE	Word	Rx internal state. To start a receiver channel the user must write to RSTATE 0xHH80_0000. HH is the RSTATE High Byte. Refer to Section 28.3.1.4, “Internal Receiver State (RSTATE)—HDLC Mode.”
0x24	ZDSTATE	Word	Zero-deletion machine state (User-initialized to 0x00FFFE0 for regular channel, and 0x20FFFE0 for reversed bit order channel)
0x28	ZDDATA0	Word	Zero-deletion high word data buffer (User-initialized to 0xFFFFFFFF)
0x2C	ZDDATA1	Word	Zero-deletion low word data buffer (User-initialized to 0xFFFFFFFF)
0x30	RBDFlags	Hword	RxBD flags, used by the CP (read-only for the user)
0x32	RBDCNT	Hword	Rx internal byte count. Number of remaining bytes in buffer, used by the CP (read-only for the user)
0x34	RBDPTR	Word	Rx internal data pointer. Points to current absolute data address of channel, used by the CP (read-only for the user)

Table 28-10. Channel-Specific Parameters for SS7 (continued)

Offset ¹	Name ²	Width	Description
0x38	MFLR	Hword	Maximum frame length register. Defines the longest expected frame for this channel. (64-Kbyte maximum). The remainder of a frame that is larger than MFLR is discarded and the LG flag is set in the last frame's BD. An interrupt request might be generated (RXF and RXB) depending on the interrupt mask. A frame's length is considered to be everything between flags, including CRC. No more data is written into the current buffer when the MFLR violation is detected.
0x3A	MAX_cnt	Hword	Max_length counter, used by the CP (read-only for the user)
0x3C	RCRC	Word	Temporary receive CRC, used by the CP (read-only for the user)
0x40	N	Hword	Applies to ITU-T/ANSI SS7 only. Interrupt threshold in octet counting mode (N=16). See Section 28.3.4.2, "Signal Unit Error Monitor (SUERM)—SS7 Mode
	N_cnt	Hword	Applies to ITU-T/ANSI SS7 only. Temporary down counter for N (user initialized to the value of N).
	JTSTTmp	Word	Applies to Japanese SS7 only. Temporary storage for Time-Stamp Register Value. Used by the CP to implement a 24-ms delay before sending FISU.
0x44	D	Hword	Signal unit to signal unit error ratio (SUERM parameter, user initialized to 256). See Section 28.3.4.2, "Signal Unit Error Monitor (SUERM)—SS7 Mode
0x46	D_cnt	Hword	Applies to ITU-T/ANSI SS7 only. Temporary down-counter for D (user initialized to the value of D). D_cnt is decremented only when receive buffers are available.
	JTTDelay		Applies to Japanese SS7 only. FISU retransmission delay (specified in units of 512 μ s). According to the Japanese SS7 standard, the delay should be 24 ms and thus JTTDelay should be programmed to 24 ms/512 μ s = 46.875 (approximately 47). Hence, the user should program JTTDelay to 0x2F and the RTSCR to generate a 1 μ s time stamp period. Refer to Section 14.3.8, "RISC Time-Stamp Control Register (RTSCR)" .
0x48	Mask1	Word	Mask for SU filtering, bytes 0-3. See 28.3.4.4, "SU Filtering—SS7 Mode
0x4C	Mask2	Hword	Mask for SU filtering, byte 4. See 28.3.4.4, "SU Filtering—SS7 Mode
0x4E	SS7_OPT	Hword	SS7 configuration register. See Section 28.3.4.3, "SS7 Configuration Register—SS7 Mode."
0x50	LRB1_Tmp	Word	Temporary storage, used by CP for SU filtering.
0x54	LRB2_Tmp	Hword	Temporary storage, used by CP for SU filtering.
0x56	SUERM	Hword	Signal unit error rate monitor counter (user initialized to 0). See Section 28.3.4.2, "Signal Unit Error Monitor (SUERM)—SS7 Mode."
0x58	LRB1	Word	Four first bytes of last received signal unit. Used by CP for SU filtering. See 28.3.4.4, "SU Filtering—SS7 Mode."
0x5C	LRB2	Hword	Fifth byte of last received signal unit. Used by CP for SU filtering. See 28.3.4.4, "SU Filtering—SS7 Mode
0x5E	T	Hword	SUERM threshold value (user initialized to 64). See Section 28.3.4.2, "Signal Unit Error Monitor (SUERM)—SS7 Mode."
0x60	LHDR	Word	The BSN, BIB, FSN, FIB fields of last transmitted signal unit and result of CRC. Used by CP for automatic FISU transmission.
0x64	LHDR_Tmp	Word	Temporary storage, used by CP for automatic FISU transmission.

Table 28-10. Channel-Specific Parameters for SS7 (continued)

Offset ¹	Name ²	Width	Description
0x68	EFSUC	Word	Error-free signal unit counter, user initialized to 0. The counter is incremented whenever an error-free (no CRC error, no non-octet aligned error, no short or long frame errors) signal unit is received.
0x6C	SUEC	Word	Signal unit error counter, user initialized to 0. Incremented each time an SU is received that contains an error. These errors are: short frame, long frame, CRC error, and non-octet aligned error.
0x70	SS7STATE	Word	Internal state of SS7 controller, user initialized to 0.
0x74	JTSRTmp	Word	Temporary storage for time-stamp register value. Applies to Japanese SS7 only; otherwise should be cleared. Used by the CP to implement the 24-ms delay for signal unit error rate monitoring in Japanese SS7.
0x78	JTRDelay	Hword	FISU transmit delay (specified in units of 512 μ s). Applies to Japanese SS7 only; otherwise should be cleared. According to the Japanese SS7 standard, the delay should be 24 ms and thus JTRDelay should be programmed to 24 ms/512 μ s = 46.875 (approximately 47). Hence, the user should program JTRDelay to 0x2F and the RTSCR to generate a 1 μ s time stamp period. Refer to Section 14.3.8, "RISC Time-Stamp Control Register (RTSCR)" .
0x7A	M	Hword	ITU threshold for AERM. If M_cnt reaches M, an AERM interrupt is generated. Note that M is normally programmed to 5.
0x7C	M_cnt	Hword	Up-counter for M. Should be cleared during initialization.

¹ The offset is relative to the dual-port RAM address + 64*CH_NUM. SS7 channel specific parameters require twice the amount of dual-port RAM required for HDLC or Transparent channel specific parameters. Therefore for SS7 even channel numbers (0, 2, 4, etc.) must be used and odd channel number must be left unused.

² Items in **boldface** must be initialized by the user. Unless otherwise stated, all other items are managed by microcode and should be initialized to zero.

28.3.4.1 Extended Channel Mode Register (ECHAMR)—SS7 Mode

The extended channel mode register (ECHAMR) is a user-initialized register, shown in [Figure 28-9](#) It includes both the interrupt mask bits and channel configuration bits.

The interrupt mask provides bits for enabling/disabling each event defined in the interrupt circular table entry. Other bits provide various channel configuration options.

Multi-Channel Controllers (MCCs)

Field	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	MODE0	—	OCT	SUERM	FISU	—	UN	TXB	—	AERM	NID	IDL	MRF	RXF	BSY	RXB
Reset	No reset value															
R/W	R/W															
Offset	0x18															
Field	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	MODE1	POL	1	IDLM	—	—	—	—	—	TS	RQN	—	—	NOF	—	—
Reset	No reset value															
R/W	R/W															
Offset	0x1A															

Figure 28-9. Extended Channel Mode Register (ECHAMR)

ECHAMR fields are described in Table 28-11.

Table 28-11. ECHAMR Fields Description

Bits	Name	Description
0,16	MODE0 MODE1	00 Transparent mode 01 HDLC mode 10 Reserved 11 SS7 mode (This is the required bit setting for an MCC to perform SS7.)
1, 5, 8	0	Reserved, should be cleared during initialization.
2-4 6-7 9-15	INTMSK	Interrupt mask bits. These bits are used for enabling/disabling the reporting of each possible event defined in the interrupt circular table entry. See Section 28.8.1.1, “Interrupt Circular Table Entry.” 0 Disabled 1 Enable
17	POL	Enable polling. POL enables the transmitter to poll the TxBDs. 0 Polling is disabled (The CPM does not access the external bus to check the R bit in the TxBD). 1 Polling is enabled. POL is used to optimize the use of the external bus. Software should always set POL at the beginning of a transmit sequence of one or more frames. The CP clears POL when no more buffers are ready in the transmit queue, i.e. when it finds a BD with R = 0 (for example, at the end of a frame or at the end of a multi-frame transmission). To prevent a significant number of useless transactions on the external bus, software should always prepare the new BD, or multiple BDs, and set BD[R] before enabling polling.
18	1	Reserved, must be set.

Table 28-11. ECHAMR Fields Description (continued)

Bits	Name	Description
19	IDLM	<p>Idle mode.</p> <p>0 No idle patterns are transmitted between frames. After transmitting NOF+1 flags, the transmitter starts sending the data of the frame. If the transmission is between frames and the frame buffers are not ready, the transmitter sends flags until it can start transmitting the data received for SS7 operation.</p> <p>1 At least one idle pattern is sent between adjacent frames. The NOF value shall be no smaller than the PAD setting, see TxBD. If NOF = 0, this is identical to flag sharing in SS7. Mode flags precede the actual data. When IDLM = 1, at least one idle pattern is sent between adjacent frames. If the transmission is between frames and the frame buffer is not ready, the transmitter sends idle characters. When data is ready, the NOF+1 flags are sent followed by the data frame. If IDLE mode is selected and NOF = 1, the following sequence is sent: init value, FF, FF, flag, flag, data,</p> <p>The init value before the idle will be ones.</p>
20-25	—	Reserved, should be cleared during initialization.
10	TS	Receive time stamp. If this bit is set a 4 byte time stamp is written at the beginning of every data buffer that the BD points to. If this bit is set the data buffer must start from an address equal to $8 \cdot n - 4$ (n is any integer larger than 0).
11–12	RQN	<p>Receive queue number. Specifies the receive interrupt queue number.</p> <p>00 Queue number 0. 01 Queue number 1. 10 Queue number 2. 11 Queue number 3.</p>
13–15	NOF	<p>Number of flags. NOF defines the minimum number of flags before frames:</p> <p>000 - at least 1 flag 001 - at least 2 flags 111 - at least 8 flags</p>

Note that items in bold must be initialized by the user.

28.3.4.2 Signal Unit Error Monitor (SUERM)—SS7 Mode

The microcode maintains the signal unit error rate monitor as described in ITU-T Q.703 paragraph 10, and ANSI T1.111-1996 paragraph 10.

The microcode uses SUERM, N, N_cnt, D, D_cnt and T parameters for the leaky-bucket implementation of the SU error monitor.

- After every N octets received while in octet counting mode, SUERM is incremented and an interrupt request can be generated (SUERM) depending on the interrupt mask.
- After D error-free frames have been received, SUERM is decremented. SUERM will not be decremented below zero.
- If SUERM reaches T, the SUERM is cleared and an interrupt is generated.

28.3.4.2.1 SUERM in Japanese SS7

The Japanese SS7 uses a time interval to monitor errors. If an error is present, it checks every 24 ms.

- An error flag is set that indicates whether current frame is errored or not.

- For every JTRDelay an error flag is checked.
- If there is no error, decrement the counter SUERM by 1 (not below zero).
- If there is an error, increment the counter SUERM by D.
- If SUERM reaches T, the counter SUERM is cleared and a “signal unit error rate monitor” interrupt is generated.

Table 28-12. Parameter Values for SUERM in Japanese SS7

Parameter	Definition	Value
T	Threshold	285
D	Upcount	16
JTRDelay	Length of interval (24ms)	0x2F

28.3.4.3 SS7 Configuration Register—SS7 Mode

The SS7 configuration register, shown on [Figure 28-10](#) contains additional SS7 parameters.

	0	3	4	5	6	7	8	9	10	11	12	15
Field	—			AERM	SUERM_DIS	STD	SF_DIS	SU_FIL	SEN_FIS	O_ORN	O_ITUT	FISU_PAD
Reset												
R/W	R/W											

Figure 28-10. SS7 Configuration Register (SS7_OPT)

[Table 28-13](#) describes SS7 configuration register fields.

Table 28-13. SS7 Configuration Register Fields Description

Bits	Name	Description
0-3	—	Reserved, should be cleared during initialization.
4	AERM	Alignment error rate monitor enable. See Section 28.3.4.3.1, “AERM Implementation.” 0 Do not enable AERM. 1 Enable AERM.
5	SUERM_DIS	Disable the SU error rate monitor. See Section 28.3.4.3.3, “Disabling SUERM.” 0 Enable SUERM. 1 Disables both SUERM and AERM.
6	STD	Standard compliance 0 ITU-T/ANSI compliant 1 Japanese SS7 compliant
7	SF_DIS	Discard short frames (less than 5 octets) 0 Do not discard short frames. 1 Discard short frames.
8	SU_FIL	SU Filtering 0 Disable SU filtering. 1 Enable SU filtering.

Table 28-13. SS7 Configuration Register Fields Description

Bits	Name	Description
9	SEN_FIS	Send FISU if first BD of frame is not ready. 0 Flags are sent if the current BD, which is the first BD of the frame, does not have its ready bit set. 1 FISUs are automatically sent if the current BD, which is the first BD of the frame, does not have its ready bit set.
10	O_ORN	Enter octet counting mode (OCM) on overrun. Should be cleared if using the Japanese standard. 0 Disable entering OCM if there are no receive BDs available. 1 Enter OCM if there are no receive BDs available. Note that when STD = 1, O_ORN = 1, and no receive buffers are ready, a ny received signal unit is treated as an erred signal unit.
11	O_ITUT	Enter octet counting mode (OCM) on ITU-T conditions (after an abort sequence or when an SU is too long). Should be cleared if using the Japanese standard. 0 Disable entering OCM on ITU-T conditions. 1 Enable entering OCM on ITU-T conditions.
12-15	FISU_PAD	Padding of the automatically transmitted FISUs. If the SEN_FISU bit is set, the CP will use the value of FISU_PAD as a number of pad character. Please refer to PAD parameter in Section 28.9.2 , "Transmit Buffer Descriptor (TxBD)."

28.3.4.3.1 AERM Implementation

The SS7 microcode implements the ITU Q.703 alignment error rate monitor (AERM). The microcode uses the T, SUERM, M and M_cnt parameters. The M_cnt parameter is incremented for every T errored frames. If M_cnt reaches M, an AERM interrupt is generated to layer 3.

Note that in AERM mode no SUERM interrupt is generated. Also, the algorithm associated with D and D_cnt is disabled as per the ITU specification.

28.3.4.3.2 AERM in Japanese SS7

To meet the Japanese AERM requirements the user must change the parameters T and D. Note that the interrupt generated is not AERM but SUERM.

During proving, do the following:

1. Set SS7_OPT register to 0b0000 001X XX00 XXXX. The value of X doesn't matter because these bits do not affect the operation of the error counter.
2. Clear JTRdelay parameter to '0.'
3. Set parameters T (threshold) and D (up counter) to '1.'
4. Clear parameter SUERM (error counter) to '0.'
5. Set JTTDelay to value required to generate 24ms delay.

These settings allow FISU or LSSU transmission to be delayed by the required 24ms (JTTDelay). They also allow the correct operation of the JT Q703 error counter and ensure that an SUERM interrupt is generated on the first SU received in error.

After proving period, set the parameters (T and D) to values according to the Japanese SUERM. See section [Table 28-12](#).

To disable AERM and enter SUERM, do the following:

1. Set SUERM_DIS bit in SS7_OPT.
2. Set parameters (T, D & SUERM) for Japanese SUERM.
3. Clear SUERM_DIS bit in SS7_OPT.

28.3.4.3.3 Disabling SUERM

When SS7_OPT[SUERM_DIS] is set, the N_cnt and D_cnt parameters are not decremented by the microcode and no SUERM interrupt is generated. This allows these parameters to be updated, for example, at the end of the proving period in alignment error monitoring.

Note: If the SS7 controller is in the octet counting mode (OCM) when SUERM_DIS is set, then if no idles (only flags/data) are received while SUERM_DIS is set, then after the host updates N_cnt and D_cnt and clears SUERM_DIS the receiver will start in OCM. However if SUERM_DIS is set while in OCM and idles are then received then the OCM state is left.

28.3.4.4 SU Filtering—SS7 Mode

To reduce the overhead to the user software, a filtering algorithm has been adopted to allow superfluous frames to be discarded. This algorithm compares the first 3–5 bytes (depending on the type) of the current FISU or LSSU to the last SU received and discards the current SU if it has already been received twice.

28.3.4.4.1 Comparison Mask

A user programmable 5-byte mask exists in the parameter RAM map. When an SU is received, the controller checks the contents of the LI field. If LI is between 0 and 2, the SU (except for the CRC portion) will be masked according to the user programmable mask and will then be compared to the last SU received. The state machine for the matching algorithm is in Subsection 28.3.4.4.2, “Comparison State Machine”.

The Mask1 and Mask2 channel-specific parameters construct the 5-byte user mask. The exact format and byte ordering are shown on [Figure 28-11](#) and [Figure 28-12](#).




Figure 28-11. Mask1 Format





Figure 28-12. Mask2 Format

28.3.4.4.2 Comparison State Machine

The following state machine exists for filtering.



- State 0—The first 3-5 bytes (depending on the contents of the LI field) are masked and then compared with the first 3-5 bytes of the last SU. If there is a match, go to State 1, else remain in State 0. The current SU will be received into a buffer descriptor.
- State 1—The first 3-5 bytes (depending on the contents of the LI field) are masked and then compared with the first 3-5 bytes of the last SU. If there is a match, go to State 2, else go to State 0. The current SU will be received into a buffer descriptor.
- State 2—The first 3-5 bytes (depending on the contents of the LI field) are masked and then compared with the first 3-5 bytes of the last SU. If there is a match, the current SU will be discarded (unless there is an error), the channel will remain in state 2 and SU error monitor will be adjusted accordingly. If the frames do not match, the current SU will be received into a buffer descriptor and the channel will return to State 0.

28.3.4.4.3 Filtering Limitations

Because the algorithm is purely checking identical SUs, two FISUs will be received after each MSU rather than merely one, even though they have the same sequence numbers.

Reception of an MSU resets the filtering algorithm. Also, reception of a short frame resets the filtering algorithm when `SS7_OPT[SF_DIS] = 0`; however, when `SS7_OPT[SF_DIS] = 1` (short frames are discarded), the filtering algorithm remains unchanged.

28.3.4.4.4 Resetting the SU Filtering Mechanism

This command resets the filtering algorithm to ensure that the next SU will be received, even if it would normally have been filtered. This command could be issued periodically so that the 603e core can check to make sure that the link is really up and not simply receiving flags.

To issue this MCC command, refer to [Section 14.4, “Command Set.”](#) Use opcode 1110 (0xE).

28.3.4.5 Octet Counting Mode—SS7 Mode

When entering the octet counting mode (OCM), the CP will load the user defined N register to its internal octet counter. While in the octet counting mode the CP will decrement its internal counter for every unstuffed octet received. When the internal counter is decremented to zero, the CP increment the SUERM register and reload the N register into the internal count register. In addition an interrupt (OCT) might be generated depending on the interrupt mask. The SS7 controller will enter octet counting mode under the following circumstances:

- An ABORT character is received at any time and SS7_OPT[O_ITUT] is set.
- The SU currently being received has exceeded the length programmed in the MFLR register and SS7_OPT[O_ITUT] is set.
- The receiver overruns and SS7_OPT[O_ORN] is set. Note that when no receive buffers are available, only octets are counted; that is, D_cnt is not decremented after receiving the frame.

The SS7 controller will leave octet counting mode when a valid signal unit is detected (with a valid CRC and a length less than MFLR and greater than 4).

NOTE

Octet counting mode applies only to the ITU-T and ANSI standards. The SS7 microcode will not work if both the Japanese standard and OCM features are selected.

28.4 Channel Extra Parameters

In addition to the information kept in the channel-specific parameter ram, a channel also has a set of pointers used to index its transmit and receive buffer descriptors. This information is kept in a set of channel-extra parameters. Table 28-14 describes the channel-extra parameters. These parameters are indexed using the channel number, as described in the table.

Table 28-14. Channel Extra Parameters

Offset ¹	Name	Width	Description
0x00	TBASE	Hword	TxBD base address. Used to calculate offset of the channel's TxBD table relative to the MCCBASE (The base address of the BD table for this channel MCCBASE+8*TBASE)
0x02	TBPTR	Hword	TxBD pointer. Used to calculate offset of the current BD relative to the MCCBASE. TBPTR is user-initialized to TBASE before enabling the channel or after a fatal error before reinitializing the channel. (The address of the BD in use for this channel MCCBASE+8*TBPTR)
0x04	RBASE	Hword	RxBD base address. Used to calculate offset of the channel's RxBD table relative to the MCCBASE. (The base address of the BD table for this channel MCCBASE+8*RBASE)
0x06	RPTR	Hword	RxBD pointer. Used to calculate offset of the current BD relative to the MCCBASE. RPTR is user-initialized to RBASE before enabling the channel or after a fatal error before reinitializing the channel. (The address of the BD in use for this channel MCCBASE+8*RPTR)

¹ The offset relative to dual-port RAM base address + XTRABASE + 8*CH_NUM

28.5 Superchannels

A TDM may not be programmed to contiguously transmit more than one byte of data from the same MCC channel. This is true whether the user wants to program more than one byte in the same SI entry or have back-to-back SI entries for the same channel. Instead, superchannelling is used to achieve sending multiple back-to-back bytes from the same MCC channel. Refer to [Section 15.4.3, “Programming SIx RAM Entries,”](#) for information about how to program SIRAM entries as superchannelled timeslots.

A single MCC channel is the combination of one MCC FIFO and one set of related channel parameters and buffer descriptors. A superchannel is the combination of multiple MCC TX channels’ FIFOs and one set of an MCC channel’s parameters and buffer descriptors. In this case, the one set of parameters and buffer descriptors is used to manage this group of FIFOs. In effect, this provides the ability to construct a larger overall FIFO than that of a single normal MCC TX channel.

MCC TX channels whose numbers appear in superchannelled SIRAM entries are dedicating their TX FIFOs to that superchannel and may not be used for any other purpose (i.e. cannot also be used elsewhere in a TDM as a normal channel). The FIFO of the channel whose parameters are used to control a superchannel may still be used as part of the superchannel.

Although a timeslot for a normal MCC channel may be of any length up to 8 bits, a superchannelled timeslot must always be 8 bits.

Although a normal MCC transmit FIFO is 4 bytes, one that is used as part of a superchannel is 2 bytes. Note that an MCC channel whose FIFO is in superchannel mode consumes twice as much CPM bandwidth as a normal channel.

28.5.1 Superchannel Table

When the SI encounters an SIRAM entry that is programmed to be part of a superchannel, the channel number in that SIRAM entry represents which MCC channel’s FIFO is to be used during that timeslot. Later, when that FIFO requires service from the CPM, a lookup occurs using the Superchannel Table (SCT).

The SCT serves as a mapping between the FIFOs being used as part of a superchannel (as programmed in SIRAM) and which channel’s parameters are being used to manage that superchannel. The MCC channel FIFO number used in the MCSEL field of the superchannelled SIRAM entry is used to calculate an offset to a superchannel table entry that contains the MCC channel number whose parameters and buffer descriptors are being used to control that superchannel (see [Figure 28-13](#)). The only entries in the superchannel table which must be initialized are those whose numbers appear in superchannelled entries in the SIRAM.

	0	1	2		9	10	11	12	13	14	15	
Field	0	0	Channel Number						0	0	0	0
Addr	$\text{DPRAM_base_address} + \text{SCTPBASE} + 2 * \text{MCC_FIFO_number}$ (MCC_FIFO_number is the number written in the MCSEL field of the corresponding SI RAM entry)											

Figure 28-13. Super Channel Table Entry

28.5.2 Superchannels and Receiving

The restrictions stated in Section 28.5 regarding using back-to-back timeslots with the same channel do not apply to the receive side of the MCC. A user does not have to mark receive timeslots as superchannelled in SDRAM programming unless transparent slot synchronization is being used (see [Section 28.5.3, “Transparent Slot Synchronization”](#)). Note that no SCT is used for the receive side and the channel numbers used when programming receive SDRAM timeslots should always be that of the actual intended MCC receive channel FIFO.

A normal MCC receive FIFO is 2 bytes and a superchannelled MCC receive FIFO is 1 byte.

28.5.3 Transparent Slot Synchronization

Transparent slot synchronization (TSS) is used to ensure that data transmission and reception for a transparent superchannel begins on the intended timeslot of that superchannel. It is not required that the first timeslot that appears in the SDRAM programming for a transparent superchannel be the first to send or receive when the superchannel first starts. The user indicates which timeslot in a superchannel should be the first to send or receive by programming the CNT and BYT fields of the superchannelled timeslots as described in [Section 15.4.3, “Programming Six RAM Entries.”](#)

28.5.4 Superchannelled Programming Examples

The example in [Figure 28-14](#) shows the SDRAM programming and the super-channel table for two different transmitter superchannels running on the same TDM interface. One superchannel includes TDM timeslots 1, 6, and 7, which also happen to be programmed to use MCC FIFO numbers 1, 6, and 7. The second superchannel in this example is comprised of timeslots 2, 3, and 4 using MCC FIFOs 2, 3, and 4. This approach of using a FIFO number which is the same as the timeslot number is arbitrary and no a requirement.

Note that entries in the superchannel table for MCC FIFOs 1, 6 and 7 all are programmed to point to the channel-specific and channel-extra parameters for channel 1. Superchannel table entries for MCC FIFOs 2, 3 and 4 are programmed such that these FIFOs are managed by the parameters of channel 2.

SI RAM							Super Channel Table		
0	1	2	3–10	11–13	14	15	0–1	2–9	10–15
MCC	LOOP	SUPER	MCSEL	CNT	BYT	LST		CHANNEL NO	
SI RAM Address							DPRAM_Base + SCTPBASE +		
1	0	0	0x0	0x0	1	0	0x0	—	
1	0	1	0x1	0x0 ¹	1	0	0x2	0x1	
1	0	1	0x2	0x0 ¹	1	0	0x4	0x2	
1	0	1	0x3	0x7 ²	0	0	0x6	0x2	
1	0	1	0x4	0x7 ²	0	0	0x8	0x2	
1	0	0	0x5	0x0	1	0	0xA	—	
1	0	1	0x6	0x7 ²	0	0	0xC	0x1	
1	0	1	0x7	0x7 ²	0	0	0xE	0x1	
1	0	0	0x8	0x0	1	1	0x10	—	

¹ First slot of the super channel

² Regular (not first) slot of the super channel
The super channel BD tables are associated with channels 1 and 2 (no BD tables are necessary for channels 3, 4, 6, and 7)

Figure 28-14. Transmitter Super Channel Example

In this example, data is expected to be sent on the first timeslots allocated for each superchannel. Thus for the first superchannel, timeslot 1 has CNT=0 and BYT=1, the “first byte” condition described in [Table 15-2](#) and the remaining timeslots that are part of this superchannel—timeslots 6 and 7, have CNT=0x7 and BYT=1. This indicates to the MCC that when this transparent superchannel becomes active it should begin sending data on timeslot 1. If the application required that data not be sent on this superchannel until timeslot 7, for example, then timeslots 1 and 6 have CNT=0x7 and BYT=1 and timeslot 7 would be programmed with CNT=0 and BYT=1.

Similarly, the second superchannel in this example sends data beginning with its first timeslot, timeslot 2. It contains the “first byte” condition of CNT=0 and BYT=1. If the application required a different timeslot in this superchannel, either timeslot 3 or 4, that channel could be programmed to have the “first byte” condition instead.

[Figure 28-15](#) shows the SI RAM programming for transparent receiver superchannels which uses the slot synchronization. This example assumes a timeslot configuration similar to the transmit example in [Figure 28-14](#). For this receive example, to guarantee that reception begins on the first timeslots for each superchannel, all timeslots that correspond to superchannels are programmed as superchannelled timeslots and the first timeslot for each superchannel is programmed with the “first byte” CNT and BYT conditions.

Note that the receive examples do not include a superchannel table because a superchannel table is only used on the transmit side. Receive SDRAM entries should always be programmed using the FIFO number

of the managing MCC channel for that superchannel (the same MCC channel number used in the superchannel table entries corresponding to the transmit FIFOs for that superchannel).

SI RAM							
0	1	2	3-10	11-13	14	15	
MCC	LOOP	SUPER	MCSEL	CNT	BYT	LST	
SI RAM Address							
1	0	0	0x0	0x0	1	0	Regular Channel
1	0	1	0x1	0x0 ¹	1	0	Super Channel 1
1	0	1	0x2	0x0 ¹	1	0	Super Channel 2
1	0	1	0x2	0x7 ²	0	0	Super Channel 2
1	0	1	0x2	0x7 ²	0	0	Super Channel 2
1	0	0	0x5	0x0	1	0	Regular Channel
1	0	1	0x1	0x7 ²	0	0	Super Channel 1
1	0	1	0x1	0x7 ²	0	0	Super Channel 1
1	0	0	0x8	0x0	1	1	Regular Channel

¹ First slot of the super channel

² Regular (not first) slot of the super channel

The super channel BD tables are associated with channels 1 and 2

Figure 28-15. Receiver Super Channel with Slot Synchronization Example

Figure 28-16 shows the SI RAM programming for the same overall configuration as the previous examples, but in this case it does not matter to the application what timeslot of a superchannel reception begins on. Thus, slot synchronization is not necessary and the timeslots do not need to be programmed as superchannelled timeslots and the CNT and BYT fields may be programmed normally.

SI RAM							
0	1	2	3–10	11–13	14	15	
MCC	LOOP	SUPER	MCSEL	CNT	BYT	LST	
SI RAM Address							
1	0	0	0x0	0x0	1	0	Regular Channel
1	0	0	0x1	0x0	1	0	Super Channel 1
1	0	0	0x2	0x0	1	0	Super Channel 2
1	0	0	0x2	0x0	1	0	Super Channel 2
1	0	0	0x2	0x0	1	0	Super Channel 2
1	0	0	0x5	0x0	1	0	Regular Channel
1	0	0	0x1	0x0	1	0	Super Channel 1
1	0	0	0x1	0x0	1	0	Super Channel 1
1	0	0	0x8	0x0	1	1	Regular Channel

The super channel BD tables are associated with channels 1 and 2

Figure 28-16. Receiver Super Channel without Slot Synchronization Example

28.6 MCC Configuration Registers (MCCF_x)

The MCC configuration register (MCCF), shown in [Figure 28-17](#), defines the mapping of the MCC channels to the TDM channels. MCC1 can be connected to SI1 and MCC2 can be connected to SI2. For each MCC_x-SI_x pair, each of the four 32 channels subgroups can be connected to one of the four TDM highways (TDMA, TDMB, TDMC, and TDMD).

	0	1	2	3	4	5	6	7
Field	Group 1		Group 2		Group 3		Group 4	
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11B38 (MCCF1), 0x0x11B58 (MCCF2)							

Figure 28-17. SI MCC Configuration Register (MCCF)

[Table 28-15](#) describes MCCF fields.

Table 28-15. MCCF Field Descriptions

Bits	Name	Description
0–1, 2–3, 4–5, 6–7	GROUP x	Group x of channels is used by TDM y as shown in Table 28-16 . 00 Group x is used by TDM A. 01 Group x is used by TDM B. 10 Group x is used by TDM C. 11 Group x is used by TDM D.

Table 28-16 describes group assignments.

Table 28-16. Group Channel Assignments

Group	Channels
Group1 in MCCF1 ¹	0–31
Group2 in MCCF1 ¹	32–63
Group3 in MCCF1 ¹	64–95
Group4 in MCCF1 ¹	96–127
Group1 in MCCF2	128–159
Group2 in MCCF2	160–191
Group3 in MCCF2	192–223
Group4 in MCCF2	224–255

¹ Not on the MPC8250 nor the MPC8255.

NOTE

The TDM group channel assignments made in MCCF must be coherent with the SI register programming and SI RAM programming; see [Section 15.5, “Serial Interface Registers,”](#) and [Section 15.4.3, “Programming SIx RAM Entries.”](#) The user must also program MCCF before enabling the TDM channel in the SIGMR; see [Section 15.5.1, “SI Global Mode Registers \(SIxGMR\).”](#)

28.7 MCC Commands

The user starts channels by writing to the TSTATE/RSTATE registers as described in [Section 28.3.1.4, “Internal Receiver State \(RSTATE\)—HDLC Mode,”](#) and [Section 28.3.1.1, “Internal Transmitter State \(TSTATE\)—HDLC Mode.”](#)

The following commands, used to stop and initialize channels, are issued to the MCC by writing to CPR as described in [Section 14.4.1, “CP Command Register \(CPCR\).”](#) All MCC channels must be initialized using one of the following commands before being used in an active TDM. Not all commands are available in all revisions of silicon and the user should refer to [Section 14.4.1.1, “CP Commands,”](#) for further details.

Table 28-17. MCC Commands

Command	Description
INIT RX AND TX ¹	Performs both INIT RX and INIT TX commands contiguously, using the channel number supplied with the command.
INIT RX ¹	Initializes MCC receive FIFOs in groups of 32 channels, starting with the channel number programmed in the CPCR[MCN] field when the command is issued. This command should only be issued when the channels are disabled. To initialize more than 32 channels, reissue the command with the appropriate channel numbers. The INIT TX AND RX command may be used to initialize both the receive and transmit sides of an MCC channel at the same time. Note that this command will initialize the first 16 FIFOs to be preloaded with 16 bits of idle, and the second set of FIFOs will be completely empty and ready for data. This is done to stagger when FIFOs require servicing and spread out CPM loading.
INIT TX ¹	Initializes MCC transmit FIFOs in groups of 32 channels, starting with the channel number programmed in the CPCR[MCN] field when the command is issued. This command should only be issued when the channels are disabled. To initialize more than 32 channels, reissue the command with the appropriate channel numbers. The INIT TX AND RX command may be used to initialize both the receive and transmit sides of an MCC channel at the same time. Note that this command will initialize the first 16 FIFOs to be preloaded with 16 bits of idle, and the second set of FIFOs will be preloaded with 32 bits of idle. This is done to stagger when FIFOs require servicing and spread out CPM loading.
INIT TX AND RX ^{1,2} (16 BITS)	Same as regular INIT RX AND TX, except that all FIFOs are equally preloaded with idle. For applications in which all channels must begin sending or receiving data in the same TDM frame.
INIT TX, ONE ^{1,2} CHANNEL	Performs the INIT TX command but only for the channel number programmed in CPCR[MCN] as opposed to initializing 32 channels at once.
INIT RX, ONE ^{1,2} CHANNEL	Performs the INIT RX command but only for the channel number programmed in CPCR[MCN] as opposed to initializing 32 channels at once.
MCC RESET ²	Initializes the state machine hardware of the MCC indicated in CPCR[PAGE] and CPCR[SBC], has the same effect on the MCC block that a CPM reset does. Required after the GUN or GOV MCC event occurs. If this command is not available in the revision of silicon being used, a CPM reset is required instead.
STOP TRANSMIT	Disables the transmission on the selected channel and clears CHAMR[POL]. When this command is issued in the middle of a frame, the CP sends an ABORT indication and then idles/flags on the selected channel. If this command is issued between frames, the CP sends only idles or flags (depending on CHAMR[IDLM]). TBPTR points for the buffer that the CP was using when the STOP TRANSMIT command was issued.
STOP RECEIVE	Forces the receiver of the selected channel to terminate reception. After this command is executed, the CP does not change the receive parameters in the dual-port RAM. The user must initialize the channel receive parameters in order to restart reception.

¹ The INIT PARAMETERS style commands are also used to reset the MCC channel FIFOs and these commands need to be issued to cover any channel number used, whether used normally or as part of a superchannel

² This command only available on .29µm (HiP3) Revision B.3 and subsequent silicon.

28.8 MCC Exceptions

The MCC interrupt reporting scheme has two levels. The circular interrupt tables (illustrated in [Figure 28-18](#)) report channel-specific events and are masked by each channel's INTMSK field located in channel-specific parameter RAM. The MCCE global event register (described in [Section 28.8.1, "MCC](#)

Event Register (MCCE)/Mask Register (MCCM)”) reports some global-level events and whether new activity has taken place in any of that MCC’s interrupt tables. These events can be masked by the MCCM.

Interrupt Circular Table Entry	0	1	2–17	18–25	26–31
T/RINTBASE	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=0	Interrupt Flags	Channel Number	
Software Pointer	V=1	W=0	Interrupt Flags	Channel Number	
	V=1	W=0	Interrupt Flags	Channel Number	
T/RINTPTR	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=0	Interrupt Flags	Channel Number	
	V=0	W=1	Interrupt Flags	Channel Number	

Figure 28-18. Interrupt Circular Table

There is one table for transmitter interrupts and from one to four tables for receiver interrupts. Each channel is programmed to report receiver interrupts in one of the receiver tables. This way receiver interrupts can be sorted, for example, by priority. Each interrupt circular table must be least two entries long.

T/RINTBASE and T/RINTPTR, which are user-initialized global MCC parameters (See [Section 28.2, “Global MCC Parameters”](#)), point to the starting location of the table (in external memory) and the current empty position (initialized at the top of the table) available to the CP. All the entries in the table must be user-initialized with 0x00000000, except for the last one which must be initialized with 0x40000000 (W = 1, thus defining the end of the table). When an MCC channel generates an interrupt request, the CP writes a new entry to the table (with V = 1) and increments T/RINTPTR (if W = 1 for the current entry, T/RINTPTR is loaded with T/RINTBASE).

The circular interrupt tables consist of channel-specific events, with a bit for each possible event as well as the number of the channel reporting that event. Each channel has an INTMSK field that determines which events on that particular channel trigger the creation of a new entry in the interrupt tables. Whenever a new entry is added to an interrupt table, the MCC will set the appropriate TINT or RINTx bit in the MCCE global event register, if that bit is properly enabled in MCCM global mask register. If there was no room in the interrupt table for a new entry the corresponding queue overflow (QOVx) bit will be set in the MCCE and the interrupt information is lost although operation will continue.

After an MCC interrupt reaches the core, the software should read the corresponding MCCE. After clearing the appropriate event bits by writing ones to them, the software may begin processing the table(s) that contain pending events, as indicated by the bits MCCE[RINTx] and MCCE[TINT]. When processing the interrupt tables, the software must clear each entry’s valid bit (V) (see [Section 28.8.1.1, “Interrupt Circular Table Entry”](#)). The user follows this procedure until it reaches an entry with V = 0. It may not be appropriate for an application to process every new entry of all interrupt tables at once, depending on

desired interrupt handler latency or other factors. It is up to the user to determine an interrupt handling scheme that provides desired performance and functionality.

28.8.1 MCC Event Register (MCCE)/Mask Register (MCCM)

The MCC event register (MCCE) is used to report events and generate interrupt requests. For each of its flags, a programmable mask/enable bit in MCCM determines whether an interrupt request is generated. The MCC mask register (MCCM) is used to enable/disable interrupt requests. For each flag in the MCCE there is a programmable mask/enable bit in MCCM which determines whether an interrupt request is generated. Setting an MCCM bit enables and clearing an MCCM bit disables the corresponding interrupt.

MCCE bits are cleared by writing ones to them; writing zeros has no effect.

Figure 28-19 shows MCCE and MCCM bits.

	0	1	2	3	4	5	6	7	8	11	12	13	14	15
Field	QOV0	RINT0	QOV1	RINT1	QOV2	RINT2	QOV3	RINT3	—	TQOV	TINT	GUN	GOV	
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x0x11B30 (MCCE1), 0x0x11B50 (MCCE2)/0x0x11B34 (MCCM1), 0x0x11B54 (MCCM2)													

Figure 28-19. MCC Event Register (MCCE)/Mask Register (MCCM)

Table 28-18 describes MCCE fields.

Table 28-18. MCCE/MCCM Register Field Descriptions

Bits	Name	Description
0	QOV0	QOVx—Receive interrupt queue overflow. IQOV is set (and an interrupt request generated) by the CP whenever an overflow occurs in the transmit circular interrupt table. This occurs if the CP tries to update an interrupt entry that was not handled by the user (such an entry is identified by V = 1). RINTx—Receive interrupt. When RINT = 1, the MCC generated at least one new entry in the receive interrupt circular table. After clearing it, the user reads the next entry from the receive interrupt circular table and starts processing a specific channel's exception. The user returns from the interrupt handler when it reaches a table entry with V = 0.
1	RINT0	
2	QOV1	
3	RINT1	
4	QOV2	
5	RINT2	
6	QOV3	
7	RINT3	
8–11	—	Reserved, should be cleared.
12	TQOV	Transmit interrupt queue overflow. TQOV is set (and interrupt request generated) by the CP whenever an overflow occurs in the transmit circular interrupt table. This condition occurs if the CP attempts to write a new interrupt entry into an entry that was not handled by the user. Such an entry is identified by V = 1.

Table 28-18. MCCE/MCCM Register Field Descriptions (continued)

Bits	Name	Description
13	TINT	Transmit interrupt. When TINT = 1, at least one new entry in the transmit interrupt circular table was generated by MCC. After clearing it, the user reads the next entry from the transmit interrupt circular table and starts processing a specific channel's exception. The user returns from the interrupt handler when it reaches a table entry with V = 0.
14	GUN	Global transmit underrun. This flag indicates whether an underrun occurred inside the MCC's transmit FIFO array (see Section 28.8.1.2, "Global Transmitter Underrun (GUN)"). The user must clear this bit.
15	GOV	Global receiver overrun. This flag indicates whether an overrun occurred inside the MCC's receive FIFO array (see Section 28.8.1.4, "Global Overrun (GOV)"). The user must clear this bit.

28.8.1.1 Interrupt Circular Table Entry

Each interrupt circular table entry, shown in [Figure 28-20](#), contains information about channel-specific events. The transmit circular table shows only events caused by transmission; the receive circular tables shows only events caused by reception. The corresponding interrupt mask bits are mode-dependent; refer to the appropriate section:

- [Section 28.3.1.2 \(HDLC mode\)](#)
- [Section 28.3.2.2 \(transparent mode\)](#)
- [Section 28.3.3.1.1 \(AAL1 CES mode\)](#)
- [Section 28.3.4.1 \(SS7 mode\)](#)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Field	V	W	OCT ¹	SUERM ¹	FISU ¹	—	UN	TXB	—	AERM ¹	NID	IDL	MRF	RXF	BSY	RXB	
			—	—	SLIPE ²	SLIPS ²				—							
R/W	R/W																
	16	17	18	Channel Number								25	26	31			
Field	—		Channel Number												—		
R/W	R/W																

Figure 28-20. Interrupt Circular Table Entry

¹ SS7 mode only. Otherwise, reserved.

² Only used in conjunction with AAL1 CES.

[Table 28-19](#) describes interrupt circular table fields.

Table 28-19. Interrupt Circular Table Entry Field Descriptions

Bits	Name	Description
0	V	Valid bit. V = 1 indicates that this entry contains valid interrupt information. Upon generating a new entry, the CP sets V = 1. The user clears V immediately after it reads the interrupt flags of the entry (before processing the interrupt). The V bits in the table are user-initialized. During initialization, the user must clear those bits in all table entries.
1	W	Wrap bit. W = 1 indicates the last interrupt circular table entry. The next event's entry is written/read (by CP/user) from the address contained in INTBASE (see Table 28-1 on page 28-4). During initialization, the user must clear all W bits in the table except for the last one which must be set.
2	—	Reserved, should be cleared. (If SS7 mode, refer to the following description.)
	OCT	SS7 mode only: N octets received. If the channel is in octet counting, this bit is set when N octets have been received.
3	—	Reserved, should be cleared. (If SS7 mode, refer to the following description.)
	SUERM	SS7 mode only: SU error monitor threshold reached. The SU error monitor has reached the programmed threshold T.
4	FISU	SS7 mode only: FISU transmission started. The CP has started automatic FISU transmission if the first BD of frame does not have its ready bit set and the SEN_FISU bit is enabled in SS7_OPT register. Please refer to SEN_FISU bit in Section 28.3.4.3, "SS7 Configuration Register—SS7 Mode."
	SLIPE	Only used in conjunction with AAL1 CES. Slip End. Set when an MCC channel interworking with an ATM channel exits the slip state (the connection's CESAC falls to the MCC_Start threshold). At this point, the transmitter stops sending the underrun template (or last buffer) and starts sending valid data.
5	—	Reserved, should be cleared.
	SLIPS	Only used in conjunction with AAL1 CES. Slip Start. Set when an MCC channel interworking with an ATM channel enters a slip state (the channel's CESAC reaches the MCC_Stop threshold). At this point the transmitter freezes and begins sending the underrun template (or last buffer) until CESAC falls to the MCC_Start threshold.
6	UN	Tx no data. The CP sets this flag if there is no data available to be sent to the transmitter. The transmitter sends an ABORT indication and then sends idles.
7	TXB	Tx buffer. A buffer has been completely transmitted. TXB is set (and an interrupt request is generated) as soon as the programmed number of PAD characters (or the closing flag, for PAD = 0) is written to MCC transmit FIFO. This controls when the TXB interrupt is given in relation to the closing flag sent out at TXD. Section 28.9.2, "Transmit Buffer Descriptor (TxBD)" describes how PAD characters are used.
8	—	Reserved, should be cleared.
9	—	Reserved, should be cleared. (If SS7 mode, refer to the following description.)
	AERM	SS7 mode only: Alignment error rate monitor threshold (M value in SS7 channel-specific parameters) has been reached.
10	NID	Set whenever a pattern that is not an idle pattern is identified.
11	IDL	Idle. Set when the channel's receiver identifies the first occurrence of idle (0xFFFE) after any non-idle pattern.

Table 28-19. Interrupt Circular Table Entry Field Descriptions (continued)

Bits	Name	Description
12	MRF	Maximum receive frame length violation. This interrupt occurs when more bytes are received than the value specified in MFLR. This interrupt is generated as soon as the MFLR value is exceeded; the remainder of the frame is discarded
13	RXF	Rx frame. A complete HDLC frame has been received.
14	BSY	Busy. A frame was received but was discarded due to lack of buffers.
15	RXB	Rx buffer. A buffer has been received on this channel that was not the last buffer in frame. This interrupt is also given for different error types that can happen during reception. Error conditions are reported in the RxBBD.
16–17	—	Reserved, should be cleared.
18–25	CN	Channel number. Identifies the requests channel index (0–255).
26–31	—	Reserved, should be cleared.

28.8.1.2 Global Transmitter Underrun (GUN)

A global underrun (GUN) event indicates that the MCC's transmit FIFO array experienced an underrun condition. This is not due to a lack of ready transmit buffer descriptors (as in the UN condition in an interrupt queue entry); rather, it indicates a hardware latency issue which could be caused in several ways.

It is not possible to determine exactly which channel's FIFO experienced the underrun, therefore a GUN is considered a global event affecting that entire MCC. Following the assertion of MCCE[GUN], the MCC stops transmitting data on all channels and all ones are sent instead. The MCC must be reset either through an MCC RESET command or a CPM RESET after this error and then the MCC may be reinitialized.

There are several possible causes for an MCC GUN error:

- Glitching on the TDM clock. Refer to Section 28.8.1.2.1.
- Synchronization pulse (sync pulse). Refer to Section 28.8.1.2.2.
- Misprogramming of SIRAM. Refer to Section 28.8.1.2.3 and Section 28.8.1.2.4.
- CPM bandwidth. Refer to Section 28.8.1.2.5.
- CPM priority. Refer to Section 28.8.1.2.6.

28.8.1.2.1 TDM Clock

Glitches on the TDM clock may be interpreted as an overwhelming number of clocks that the SI may try to process (amongst other anomalous behavior), thus draining the MCC FIFOs on that TDM much too quickly. This results in a GUN.

28.8.1.2.2 Synchronization Pulse

A TDM frame length, as programmed in SIRAM, that is shorter than the actual gap between sync pulses may cause an underrun condition (in other words, if SIRAM programming hits an entry with SIdxRam[LST] set and then encounters dead time before the next sync pulse on the line). This may result in anomalous behavior in the SI and therefore an underrun condition.

To avoid these cases, pad out the SIRAM programming with “null entries,” entries with no CPM peripheral specified (MCC=0 and CSEL = 0000 in SIRAM entry) at the end of the SIRAM programming. Make the null SIRAM entries represent the appropriate amount of time so that the SI frame length matches the gap between sync pulses.

28.8.1.2.3 SIRAM Programming

Failure to follow SIRAM programming guidelines can result in erratic behavior or possibly GUN errors. The following is a list of common programming errors:

- Failing to set “LAST” in the final entry of an even-numbered total of SIRAM entries (i.e. there cannot be an odd total of SIRAM entries for a TDM)
- Programming an SIRAM entry to use an un-initialized MCC channel (or if the MCC as whole has not been initialized with the appropriate “INIT TX RX” commands).
- Programming an SIRAM entry to use an MCC channel that is not assigned to that particular TDM.
- Using a channel too often (which would overload the FIFO) without going to superchannels.
- Turning on too many MCC channels at once in the SIRAM (we suggest not to enable more than 32 channels per TDM frame's worth of time when you are first programming the SI).
- Other programming errors, such as incorrect values in the SIRAM entries, etc.

28.8.1.2.4 MCC Initialization

CPCR commands for the MCC (such as Init Tx Parameters and Init Rx Parameters) must be issued to cover all MCC channel numbers that appear in either the SIRAM or superchannel table before that channel number is used on an active TDM. Note that the command initializes 32 channels at a time, starting with the channel number given in the command. All channels used in any fashion must be initialized by the Init Tx parameters and the Init Rx parameters command.

Before a TDM is enabled to use an MCC channel, the following must be initialized:

- Global MCC parameters
- Channel Extra Parameters
- Channel-Specific Parameters
- Super-Channel Table (if appropriate) and registers

If the MCC has invalid data in any of these areas when the SI tries to talk to the MCC, a GUN is one of the possible symptoms. Before a TDM is programmed to use an MCC channel, the channel-specific fields RSTATE and TSTATE must either contain the start value or “STOP TX” and “STOP RX” commands must be issued to that channel. It is not a valid condition to leave RSTATE and TSTATE uninitialized before TDM operation using that channel

28.8.1.2.5 CPM Bandwidth

If the CPM is overloaded, the MCC is usually one of the first communications controllers to exhibit problems, often in the form of the GUN. The MCC's sensitivity to bandwidth issues is due to the shallowness of the FIFOs and the CPM prioritization of the MCC TX.

28.8.1.2.6 CPM Priority

It is possible for the MCC to experience a GUN due to prioritization in the CPM. See [Section 14.3.5, “Peripheral Interface,”](#) for details on the CPM prioritization scheme. There are some options available for altering how the CPM peripheral prioritization works. These options provide the opportunity for the user to raise the priority of the MCC itself or lower the priority of other peripherals.

In .29 μm (HiP3) Rev C.2 and subsequent silicon, RCCR[MCCPR] controls the MCC priority in relation to other CPM peripherals (refer to [Section 14.3.7, “RISC Controller Configuration Register \(RCCR\)”](#)). When MCCPR is set, the MCCs are constantly at emergency priority level within the CPM prioritization scheme. If used, this configuration should be tested to ensure that the setting of MCCPR does not have adverse effects on the performance of other peripherals being used in an application. When MCCPR is cleared, the normal priority scheme is used (refer to [Section 14.3.5, “Peripheral Interface”](#)).

Each FCC FIFO has threshold values, determined by the mode it is using, for determining normal and emergency CPM request prioritization. When an FCC is in emergency mode, that FCC's TX or RX request may have higher priority than MCC TX or RX. When FCC1 in particular is in emergency priority mode, it will always be of higher priority than an MCC. This opens up the possibility of the FCC starving out the MCC if the FCC continues to be overutilized. This can lead to a GUN. To help alleviate this situation, setting FPSMR[TPRI] prevents the FCC's TX from going into emergency mode and can minimize the risk of global underrun.

28.8.1.2.7 Bus Latency

A GUN may also occur if the external memory bus bandwidth is insufficient for the system. Factors could include a bus that is too slow or external masters keeping the bus for extended periods of time. Bus parking master and bus arbiter configurations as described in [Section 4.3.2, “System Configuration and Protection Registers,”](#) should also be considered as factors when making sure the CPM is properly prioritized for bus access.

28.8.1.3 Recovery from GUN Errors

The GUN error is considered fatal because it cannot be determined which channel was at fault. In .29 μm (HiP3) Rev. B.2 and earlier silicon, the only way to recover from MCC global underrun event is by resetting the entire CPM. In .29 μm Rev. B.3 and subsequent silicon, the MCC Reset command was added to CP command register [CPCR]. The MCC RESET provides a hard reset to the MCC FIFOs. Refer to the following tables.

Table 28-20. GUN Error Recovery—.29 μm (HiP3) Rev A.1 and B.2 Silicon

Step	Action
1	Disable the TDM by clearing the appropriate enable bit in SlxGMR[4-7].
2	Reset the CPM by writing 0x8000_0000 to the CPCR (setting RST). This resets the registers and parameters for all the channels as well as the CP and RISC timer tales.
3	Issue the INIT RX AND TX command to cover the channels in use.
4	Reprogram the specific MCC channel, global parameters, and any BDs that need to be updated.
5	Enable TDM by setting appropriate bit.

Table 28-21. GUN Error Recovery—.29 μ m (HiP3) Rev B.3 and Subsequent Silicon

Step	Action
1	Disable the TDM by clearing the appropriate enable bit in SIXGMR[4-7].
2	Issue the MCC RESET command.
3	Issue the INIT RX AND TX command to cover the channels in use.
4	Reprogram the specific MCC channel, global parameters, and any BDs that need to be updated.
5	Enable TDM by setting appropriate bit.

28.8.1.4 Global Overrun (GOV)

An MCC receiver global overrun (GOV) is the receive version of the transmit GUN. Due to different prioritization and implementation of MCC RX, the likelihood of a GOV occurring is less than a the likelihood of a GUN. Despite this, all possible causes and recovery procedures apply.


28.9 MCC Buffer Descriptors

Each MCC channel requires two BD tables (one for transmit and one for receive). Each BD contains key information about the buffer it defines. The BDs are accessed by the MCC as needed; BDs can be added dynamically to the BDs chain. The RxBDs chain must include at least two BDs; the TxBD chain must include at least one BDs.

The MCC BDs are located in the external memory.

28.9.1 Receive Buffer Descriptor (RxBD)

Figure 28-21 shows the RxBD.

**Figure 28-21. MCC Receive Buffer Descriptor (RxBD)**

¹ SS7 mode only. Otherwise, reserved.

RxBD fields are described in [Table 28-22](#).

Table 28-22. RxBD Field Descriptions

Bits	Name	Description
0	E	<p>Empty</p> <p>0 The data buffer associated with this BD has been filled with received data, or data reception has been aborted due to an error condition. The user is free to examine or write to any fields of this RxBD. The CP does not use this BD again while the empty bit remains zero.</p> <p>1 The data buffer associated with this BD is empty, or reception is in progress. This RxBD and its associated receive buffer are in use by the CP. When E = 1, the user should not write any fields of this RxBD.</p>
1	—	Reserved, should be cleared.
2	W	<p>Wrap (final BD in table)</p> <p>0 This is not the last BD in the RxBD table.</p> <p>1 This is the last BD in the RxBD table. After this buffer has been used, the CP receives incoming data into the first BD in the table (the BD pointed to by RBASE). The number of RxBDs in this table is programmable and is determined by the wrap bit.</p>
3	I	<p>Interrupt</p> <p>0 The RXB bit is not set after this buffer has been used, but RXF operation remains unaffected.</p> <p>1 The RXB or RXF bit in the HDLC interrupt circular table entry is set when this buffer has been used by the HDLC controller. These two bits may cause interrupts (if enabled).</p>
4	L	<p>Last in frame (only for HDLC mode of operation). The HDLC controller sets L = 1, when this buffer is the last in a frame. This implies the reception either of a closing flag or of an error, in which case one or more of the CD, OV, AB, and LG bits are set. The HDLC controller writes the number of frame octets to the data length field.</p> <p>0 This buffer is not the last in a frame.</p> <p>1 This buffer is the last in a frame.</p>
5	F	<p>First in frame. The HDLC controller sets F = 1 for the first buffer in a frame. In transparent mode, F indicates that there was a synchronization before receiving data in this BD.</p> <p>0 This is not the first buffer in a frame.</p> <p>1 This is the first buffer in a frame.</p>
6	CM	<p>Continuous mode</p> <p>0 Normal operation (The empty bit (bit 0) is cleared by the CP after this BD is closed).</p> <p>1 The empty bit (bit 0) is not cleared by the CP after this BD is closed, allowing the associated data buffer to be overwritten automatically when the CP next accesses this BD. However, if an error occurs during reception, the empty bit is cleared regardless of the CM bit setting.</p>
7	—	Reserved, should be cleared.
8	UB	User bit. UB is a user-defined bit that the CPM never sets nor clears. The user determines how this bit is used.
9	—	Reserved, should be cleared.
10	LG	<p>Rx frame length violation (HDLC mode only). Indicates that a frame length greater than the maximum value was received in this channel. Only the maximum-allowed number of bytes, MFLR rounded to the nearest higher word alignment, are written to the data buffer. This event is recognized as soon as the MFLR value is exceeded when data is word-aligned. When data is not word-aligned, this interrupt occurs when the SDMA writes 64 bits to memory. The worst-case latency from MFLR violation until detected is 7 bytes timing for this channel. When MFLR violation is detected, the receiver is still receiving even though the data is discarded. The buffer is closed upon detecting a flag, and this is considered to be the closing flag for this buffer. At this point, LG is set (1) and an interrupt may be generated. The length field for this buffer is everything between the opening flag and this last identifying flag.</p>

Table 28-22. RxBD Field Descriptions (continued)


Bits	Name	Description									
11	NO	<p>Rx nonoctet-aligned frame. A frame of bits not divisible exactly by eight was received. NO = 1 for any type of nonalignment regardless of frame length. The shortest frame that can be detected is of type FLAG-BIT-FLAG, which causes the buffer to be closed with NO error indicated. The following shows how the nonoctet alignment is reported and where data can be found.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">msb</td> <td style="width: 100px;"></td> <td style="text-align: center;">lsb</td> </tr> <tr> <td style="text-align: center;">xxx</td> <td style="text-align: center;">xx</td> <td style="text-align: center;">1 000..... 0</td> </tr> <tr> <td colspan="2" style="text-align: center;">Valid data</td> <td style="text-align: center;">Invalid data</td> </tr> </table> <p>To accommodate the extra word of data that may be written at the end of the frame, it is recommended to reserve MFLR + 8 bytes for each buffer data.</p>	msb		lsb	xxx	xx	1 000..... 0	Valid data		Invalid data
msb		lsb									
xxx	xx	1 000..... 0									
Valid data		Invalid data									
12	AB	<p>Rx abort sequence. A minimum of seven consecutive 1s was received during frame reception. Abort is not detected between frames. The sequence Closing-Flag, data, CRC, AB, data, opening-flag... does not cause an abort error. If the abort is long enough to be an idle, an idle line interrupt may be generated. An abort within the frame is not reported by a unique interrupt but rather with a RXF interrupt and the user has to examine the BD.</p>									
13	CR	Rx CRC error. This frame contains a CRC error. The received CRC bytes are always written to the receive buffer.									
14	—	Reserved, should be cleared.									
	SF	SS7 mode only: Short frame indication. Set if the received frame is less than 5 octets.									
15	—	Reserved, should be cleared.									

The data length and buffer pointer are described as follows:

- **Data length.** Data length is the number of octets written by the CP into this BD's data buffer. It is written by the CP when the BD is closed. When this is the last BD in the frame ($L = 1$), the data length contains the total number of frame octets (including two or four bytes for CRC). Note that memory allocated for buffers should be not smaller than the contents of the maximum receive buffer length register (MRBLR). The data length does not include the time stamp.
- **Rx buffer pointer.** The receive buffer pointer points to the first location of the associated data buffer. This value must be equal to $8*n$ if CHAMR[TS] = 0 and equal to $8*n - 4$ if CHAMR[TS] = 1 (where n is any integer larger than 0).

28.9.2 Transmit Buffer Descriptor (TxBD)

Figure 28-22 shows the TxBD.



¹ SS7 mode only. Otherwise, reserved.

Figure 28-22. MCC Transmit Buffer Descriptor (TxBD)

Table 28-23 describes TxBD fields.

Table 28-23. TxBD Field Descriptions

Bits	Name	Description
0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated data buffer. The CP clears this bit after the buffer has been transmitted or after an error condition is encountered. 1 The data buffer is ready to be transmitted. The transmission may have begun, but it has not completed. The user cannot modify this BD once this bit is set.
1	RT	SS7 mode only: Retransmit. 0 Normal operation 1 The CP repeats transmission of this BD until the RT bit is cleared. After the RT bit is cleared the CP advances to the next BD in the table. This feature is useful for automatic LSSU retransmission. Note: This bit is reserved in all other modes of operation.
2	W	Wrap (final BD in table) 0 This is not the last BD in the TxBD table. 1 This is the last BD in the TxBD table. After this buffer is used, the CP receives incoming data into the first BD in the table (the BD pointed to by TBASE). The number of TxBDs in this table is programmable and is determined the wrap bit.
3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 The TXB bit in the event register is set when this buffer is serviced. TXB can cause an interrupt if enabled.
4	L	Last 0 This is not the last buffer in the frame. 1 This is the last buffer in the current frame.
5	TC	Tx CRC. Valid only when L = 1. Otherwise it is ignored. 0 Transmit the closing flag after the last data byte. This setting can be used for testing purposes to send an erroneous CRC after the data. 1 Transmit the CRC sequence after the last data byte.
6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the ready bit after this BD is closed, allowing the associated data buffer to be retransmitted automatically when the CP next accesses this BD. However, the R bit is cleared if an error occurs during transmission, regardless of the CM bit setting.
7	—	Reserved, should be cleared.

Table 28-23. TxBD Field Descriptions (continued)

Bits	Name	Description
8	UB	User bit. UB is a user-defined bit that the CPM never sets nor clears. The user determines how this bit is used.
9–10	—	Reserved, should be cleared.
11	—	Reserved, should be cleared.
	SUD	SS7 mode only: Signal unit delay 0 This buffer does not have a transmission delay. 1 A time delay of $JTTDelay \times 512 \mu s$ passes before this buffer is transmitted. Can be used for LSSU transmission according to the JT Q.703 Standard which defines a 24 ms delay between back-to-back LSSUs. This bit is only valid when SS7_OPT[STD] is set.
12–15	PAD	Pad characters. These four bits indicate the number of PAD characters (0x7E or 0xFF depending on the IDLM mode selected in the CHAMR register) that the transmitter sends after the closing flag. The transmitter issues a TXB interrupt only after sending the programmed number of pads to the Tx FIFO buffer. The user can use the PAD value to guarantee that the TXB interrupt occurs after the closing flag has been sent out on the TXD line. PAD = 0, means that the TXB interrupt is issued immediately after the closing flag is sent to the Tx FIFO buffer. The number of PAD characters depends on the FIFO size assigned to the channel in the MCC hardware. If the channel is not part of a super channel then the MCC hardware assigns to this channel a fifo of 4 bytes. So in this case a pad of 4 bytes ensures that the TXB interrupt is not given before the closing flag has been transmitted over the TXD line. For a super channel, the FIFO length equals the number of time slots assigned to the super channel multiplied by two.

The data length and buffer pointer are described below:

- Data length. The data length is the number of bytes the MCC should transmit from this BD's data buffer. It is never modified by the CP. The value of this field should be greater than zero.
- Tx buffer pointer. The transmit buffer pointer, which contains the address of the associated data buffer, may be even or odd provided that SS7_OPT[SEN_FIS] = 0 (refer to [Section 28.3.4.3, “SS7 Configuration Register—SS7 Mode”](#)). If the automatic FISU option is required, the buffer pointer must be 4-byte aligned. The buffer must reside in external memory. This value is never modified by the CP.

28.10 MCC Initialization and Start/Stop Sequence

The MCC must be initialized and started/stopped in relation with the corresponding TDMs. The following section presents the initialization and start/stop sequences which must be followed for single and super channels.

The following is a general sequence for initializing an MCC and its channels after reset:

1. Program the parallel I/O port interface for the TDM to be used (refer to [Chapter 40, “Parallel I/O Ports”](#)).
2. Program the SIU's interrupt controller to mask or enable MCC-related interrupts as desired (refer to [Section 4.3.1, “Interrupt Controller Registers”](#)).

3. Program the SI's SDRAM and related registers. If the user wishes to enable the TDM at this time, the SDRAM programming cannot yet contain MCC-related timeslots. Those timeslots should be NULL entries and not programmed for MCC usage until after MCC-related initialization is complete. Refer to [Chapter 15, "Serial Interface with Time-Slot Assigner,"](#) for SI programming details.
4. Initialize buffer descriptors and data buffers as needed.
5. Initialize all MCC global parameters.
6. Initialize MCC channel-specific parameters for channels to be used. (Note that, if SI was not already enabled in step 3, TSTATE and RSTATE can be fully programmed here to begin data transmission and reception as soon as the TDM is enabled. If a user wishes to wait until after the TDM is enabled before starting data transmission and reception, the user may program only the FCR portions of RSTATE and TSTATE; and STOP TX and STOP RX commands should be issued for the appropriate channels before enabling the TDM.)
7. Initialize MCC channel-extra parameters for channels to be used.
8. Initialize Superchannel Table if superchannels are to be used.
9. Issue MCC INIT commands as appropriate to make sure all MCC FIFOs that are to be used are initialized.
10. Enable TDM (or if TDM is already enabled, the user may now reprogram the TDM to include MCC-related timeslots).
11. If the user did not program a channel's TSTATE and RSTATE in step 6 to begin data transmission and reception immediately upon having an active TDM, the user may program the start conditions at this time.

NOTE

Some steps may be performed out of order. However, it is critical, regardless of their relative sequence, that steps 5, 6, 7, 8 and 9 occur before the enabling of the TDM or an active TDM is reprogrammed to include MCC-related timeslots. Failure to properly initialize MCC parameters and issue appropriate INIT commands before MCC-related timeslots are programmed in an active TDM may result in spurious GUN events or other anomalous behavior.

28.10.1 Stopping and Restarting a Single-Channel

The following sequence must be followed to stop a single channel in order to change the MCC parameters of the respective channel:

1. Issue a STOP command for the respective channel as described in [Section 28.7, "MCC Commands,"](#) or change the associated SI RAM entry to point to a channel which is not active and wait for two frame periods in order to clear the internal FIFOs.
2. Change the channel parameters.
3. Enable the MCC channel(s) as described in [Section 28.3.1.1, "Internal Transmitter State \(TSTATE\)—HDLC Mode,"](#) and [Section 28.3.1.4, "Internal Receiver State \(RSTATE\)—HDLC Mode,"](#) or change the associated SI RAM entry to point to the respective channel.

The following sequence must be followed to stop a single channel in order to change the SI without using the shadow SI:

1. Issue a STOP command for the respective channel as described in [Section 28.7, “MCC Commands.”](#)
2. Change the SI.
3. Enable the MCC channel as described in [Section 28.3.1.1, “Internal Transmitter State \(TSTATE\)—HDLC Mode,”](#) and [Section 28.3.1.4, “Internal Receiver State \(RSTATE\)—HDLC Mode.”](#)

It is possible to change the SI using the SI shadow while the channel is active. Both the primary and the shadow configuration of the SI RAM must observe the configuration defined in MCCF (see [Section 28.6, “MCC Configuration Registers \(MCCFx\)”](#)). The MCCF cannot be changed while there are active channels.

28.10.2 Stopping and Restarting a Superchannel

The following sequence must be followed to stop a super channel in order to change the SI:

1. Issue a STOP command for the respective channel as described in [Section 28.7, “MCC Commands.”](#)
2. Disable the TDM.
3. Change the SI.
4. Enable the TDM.
5. If necessary, change the MCC parameters (in DPRAM and external memory).
6. Enable the MCC channel(s) as described in [Section 28.3.1.1, “Internal Transmitter State \(TSTATE\)—HDLC Mode,”](#) and [Section 28.3.1.4, “Internal Receiver State \(RSTATE\)—HDLC Mode.”](#)

Under the following restrictions, the SI can be changed using the SI shadow while the channel is active:

- Both the primary and the shadow configuration of the SI RAM must observe the configuration of the super channel. Note that the super-channel table and MCCF register cannot be changed dynamically.
- A time slot that was previously used by a single channel and had a width different from 8 bits cannot be added dynamically to a super channel.

28.11 MCC Latency and Performance

The CPM moves data between an MCC channel's FIFOs and temporary 8 byte data buffers in the corresponding channel-specific parameter RAM. RX FIFOs provide data to the ZDSTATE fields and TX FIFOs are fed from the ZISTATE fields. This traffic is considered completely internal to the CPM.

In addition to the loading and storing of buffer descriptors, the CPM transfers data for an MCC channel to/from external memory 8 bytes at a time, to replenish or empty the ZISTATE and ZDSTATE fields as appropriate. The user may then estimate how frequently the MCC will need to transfer data on an external bus for a particular channel by calculating how quickly 8 bytes will be sent or received on that channel.

If multiple synchronized TDMs are used (as an example 8 T1 with common clock/sync) it is recommended to start the TDMs out of phase relative to each other, in order to spread out CPM and bus utilization. This avoids CPM and bus activity peaks when all the channels would require CPM attention and possibly have to transfer data to/from the memory simultaneously.

When MCC FIFO activity starts, the MCC begins to consume CPM bandwidth immediately upon enabling a TDM which has MCC-related SDRAM programming. This is regardless of whether a channel is stopped or has the “start condition” programmed in the RSTATE and TSTATE channel-specific parameters. If a user wishes to spread out CPM and bus utilization for the MCC channels on a particular TDM, those channels must be dynamically added to the SDRAM programming in an evenly distributed fashion over multiple TDM frames.

Chapter 29

Fast Communications Controllers (FCCs)

NOTE

The MPC8255 has only two FCCs—FCC1 and FCC2.

The PowerQUICC II's three fast communications controllers (FCCs) are serial communications controllers (SCCs) optimized for synchronous high-rate protocols. FCC key features include the following:

- Supports HDLC/SDLC and totally transparent protocols
- FCC clocks can be derived from a baud-rate generator or an external signal.
- Supports $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$ modem control signals
- Use of bursts to improve bus usage
- Multibuffer data structure for receive and transmit, external buffer descriptors (BDs) anywhere in system memory
- 192-byte FIFO buffers
- Full-duplex operation
- Fully transparent option for one half of an FCC (receiver/transmitter) while HDLC/SDLC protocol executes on the other half (transmitter/receiver)
- Echo and local loopback modes for testing
- Assuming a 100-MHz CPM clock, the FCCs support the following:
 - Full 10/100-Mbps Ethernet/IEEE 802.3x through an MII
 - Full 155-Mbps ATM segmentation and reassembly (SAR) through UTOPIA (on FCC1 and FCC2 only) (not available on the MPC8250)
 - 45-Mbps (DS-3/E3 rates) HDLC and/or transparent data rates supported on each FCC

FCCs differ from SCCs as follows:

- No DPLL support.
- No BISYNC, UART, or AppleTalk/LocalTalk support.
- No HDLC bus.
- Ethernet support only through an MII.

29.1 Overview

PowerQUICC II FCCs can be configured independently to implement different protocols. Together, they can be used to implement bridging functions, routers, and gateways, and to interface with a wide variety of standard WANs, LANs, and proprietary networks. FCCs have many physical interface options such as interfacing to TDM buses, ISDN buses, standard modem interfaces, fast Ethernet interface (MII), and

ATM interfaces (UTOPIA); see [Chapter 15, “Serial Interface with Time-Slot Assigner,”](#) [Chapter 35, “Fast Ethernet Controller,”](#) and [Chapter 30, “ATM Controller and AAL0, AAL1, and AAL5.”](#) The FCCs are independent from the physical interface, but FCC logic formats and manipulates data from the physical interface. That is why the interfaces are described separately.

The FCC is described in terms of the protocol that it is chosen to run. When an FCC is programmed to a certain protocol, it implements a certain level of functionality associated with that protocol. For most protocols, this corresponds to portions of the link layer (layer 2 of the seven-layer OSI model). Many functions of the FCC are common to all of the protocols. These functions are described in the FCC description. Following that, the implementation details that differentiate protocols from one another are discussed, beginning with the transparent protocol. Thus, the reader should read from this point to the transparent protocol and then skip to the appropriate protocol. Since the FCCs use similar data structures across all protocols, the reader's learning time decreases dramatically after understanding the first protocol.

Each FCC supports a number of protocols—Ethernet, HDLC/SDLC, ATM, and totally transparent operation. Although the selected protocol usually applies to both the FCC transmitter and receiver, half of one FCC can run transparent operation while the other runs HDLC/SDLC protocol. The internal clocks (RCLK, TCLK) for each FCC can be programmed with either an external or internal source. The internal clocks originate from one of the baud-rate generators or one of the external clock signals. The limitation of the internal clocks frequency depends on the protocol being used, see [Table 29-1](#). See [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#) However, the FCC's ability to support a sustained bit stream depends on the protocol as well as on other factors.

Each FCC can be connected to its own set of pins on the PowerQUICC II. This configuration, the nonmultiplexed serial interface, or NMSI, is described in [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#) In this configuration, each FCC can support the standard modem interface signals ($\overline{\text{RTS}}$, $\overline{\text{CTS}}$, and $\overline{\text{CD}}$) through the appropriate port pins and the interrupt controller. Additional handshake signals can be supported with additional parallel I/O lines. The FCC block diagram is shown in [Figure 29-1](#).




Figure 29-1. FCC Block Diagram

Table 29-1. Internal Clocks to CPM Clock Frequency Ratio

Mode	Internal Clock: CPM clock frequency ratio
HDLC 1 bit	1:4
Transparent 1 bit	1:4
HDLC nibble	1:6
Fast Ethernet	1:3 (1:3.5 preferred)
ATM	1:3 (1:3.5 preferred)

29.2 General FCC Mode Registers (GFMR_x)

Each FCC contains a general FCC mode register (GFMR_x) that defines common FCC options and selects the protocol to be run. The GFMR_x are read/write registers cleared at reset. [Figure 29-2](#) shows the GFMR format.




Figure 29-2. General FCC Mode Register (GFMR)

Table 29-2. describes GFMR fields.

Table 29-2. GFMR Register Field Descriptions

Bits	Name	Description
0–1	DIAG	<p>Diagnostic mode.</p> <p>00 Normal operation—Receive data enters through \overline{RXD}, and transmit data is shifted out through TXD. The FCC uses the modem signals (\overline{CD} and \overline{CTS}) to automatically enable and disable transmission and reception. Timings are shown in Section 29.11, “FCC Timing Control.”</p> <p>01 Local loopback mode—Transmitter output is connected internally to the receiver input, while the receiver and the transmitter operate normally. \overline{RXD} is ignored. Data can be programmed to appear on TXD, or TXD can remain high by programming the appropriate parallel port register. \overline{RTS} can be disabled in the appropriate parallel I/O register. The transmitter and receiver must use the same clock source, but separate CLKx pins can be used if connected to the same external clock source.</p> <p>If external loopback is preferred, program DIAG for normal operation and externally connect TXD and \overline{RXD}. Then, physically connect the control signals (\overline{RTS} connected to \overline{CD}, and \overline{CTS} grounded) or set the parallel I/O registers so \overline{CD} and \overline{CTS} are permanently asserted to the FCC by configuring the associated \overline{CTS} and \overline{CD} pins as general-purpose I/O.; see Chapter 40, “Parallel I/O Ports.”</p> <p>10 Automatic echo mode—The channel automatically retransmits received data, using the receive clock provided. The receiver operates normally and receives data if \overline{CD} is asserted. The transmitter simply transmits received data. In this mode, \overline{CTS} is ignored. The echo function can also be accomplished in software by receiving buffers from an FCC, linking them to TxBDs, and transmitting them back out of that FCC.</p> <p>11 Loopback and echo mode—Loopback and echo operation occur simultaneously. \overline{CD} and \overline{CTS} are ignored. Refer to the loopback bit description for clocking requirements.</p> <p>For TDM operation, the diagnostic mode is selected by $SIxMR[SDMx]$; see Section 15.5.2, “SI Mode Registers (SIxMR).”</p>
2	TCI	<p>Transmit clock invert</p> <p>0 Normal operation.</p> <p>1 The FCC inverts the internal transmit clock.</p> <p>The edge on which the FCC outputs the data depends on the protocol:</p> <ul style="list-style-type: none"> • In HDLC and Transparent mode, when TCI=0, data is sent on the falling edge; when TCI=1, on the rising edge. • In Ethernet mode, when TCI=0, data is sent on the rising edge; when TCI=1, on the falling edge.

Table 29-2. GFMR Register Field Descriptions (continued)

Bits	Name	Description
3	TRX	<p>Transparent receiver. The PowerQUICC II FCCs offer totally transparent operation. However, to increase flexibility, totally transparent operation is configured with the TTX and TRX bits instead of the MODE bits. This lets the user implement unique applications such as an FCC transmitter configured to HDLC and a receiver configured to totally transparent operation. To do this, program MODE = HDLC, TTX = 0, and TRX = 1.</p> <p>0 Normal operation 1 The receiver operates in totally transparent mode, regardless of the protocol selected for the transmitter in the MODE bits.</p> <p>Note: Full-duplex, totally transparent operation for an FCC is obtained by setting both TTX and TRX. Attempting to operate an FCC with Ethernet or ATM on its transmitter and transparent operation on its receiver causes erratic behavior. In other words, if the MODE = Ethernet or ATM, TTX must equal TRX.</p>
4	TTX	<p>Transparent transmitter. The PowerQUICC II FCCs offer totally transparent operation. However, to increase flexibility, totally transparent operation is configured with the TTX and TRX bits instead of the MODE bits. This lets the user implement unique applications, such as configuring an FCC receiver to HDLC and a transmitter to totally transparent operation. To do this, program MODE = HDLC, TTX = 1, and TRX = 0.</p> <p>0 Normal operation. 1 The transmitter operates in totally transparent mode, regardless of the receiver protocol selected in the MODE bits.</p> <p>Note: Full-duplex totally transparent operation for an FCC is obtained by setting both TTX and TRX. Attempting to operate an FCC with Ethernet or ATM on its receiver and transparent operation on its transmitter causes erratic behavior. In other words, if GFMR[MODE] selects Ethernet or ATM, TTX must equal TRX.</p>
5	CDP	<p>\overline{CD} pulse (transparent mode only)</p> <p>0 Normal operation (envelope mode). \overline{CD} should envelope the frame; to negate \overline{CD} while receiving causes a \overline{CD} lost error. 1 Pulse mode. Once \overline{CD} is asserted (high to low transition), synchronization has been achieved, and further transitions of \overline{CD} do not affect reception.</p> <p>Note: CDP must be set if this FCC is used with the TSA in transparent mode.</p>
6	CTSP	<p>\overline{CTS} pulse</p> <p>0 Normal operation (envelope mode). \overline{CTS} should envelope the frame; to negate \overline{CTS} while transmitting causes a \overline{CTS} lost error. See Section 29.11, "FCC Timing Control." 1 Pulse mode. \overline{CTS} is asserted when synchronization is achieved; further transitions of \overline{CTS} do not affect transmission. When running HDLC, the FCC samples \overline{CTS} only once before sending the first frame after the transmitter is enabled (ENT = 1).</p>
7	CDS	<p>\overline{CD} sampling</p> <p>0 The \overline{CD} input is assumed to be asynchronous with the data. The FCC synchronizes it internally before data is received. (This mode is not allowed in transparent mode when SYNL = 0b00.) 1 The \overline{CD} input is assumed to be synchronous with the data, giving faster operation. In this mode, \overline{CD} must transition while the receive clock is in the low state. When \overline{CD} goes low, data is received. This is useful when connecting PowerQUICC IIs in transparent mode since it allows the \overline{RTS} signal of one PowerQUICC II to be connected directly to the \overline{CD} signal of another PowerQUICC II.</p>

Table 29-2. GFMR Register Field Descriptions (continued)

Bits	Name	Description
8	CTSS	<p>$\overline{\text{CTS}}$ sampling</p> <p>0 The $\overline{\text{CTS}}$ input is assumed to be asynchronous with the data. When it is internally synchronized by the FCC, data is sent after a delay of no more than two serial clocks.</p> <p>1 The $\overline{\text{CTS}}$ input is assumed to be synchronous with the data, giving faster operation. In this mode, $\overline{\text{CTS}}$ must transition while the transmit clock is in the low state. As soon as $\overline{\text{CTS}}$ is low, data transmission begins. This mode is useful when connecting PowerQUICC II in transparent mode because it allows the $\overline{\text{RTS}}$ signal of one PowerQUICC II to be connected directly to the $\overline{\text{CTS}}$ signal of another PowerQUICC II.</p>
9--15	—	Reserved, should be 0.
16--17	SYNL	<p>Sync length (transparent mode only). Determines the operation of an FCC receiver configured for totally transparent operation only. See Section 37.3.1, “In-Line Synchronization Pattern.”</p> <p>00 The sync pattern in the FDSR is not used. An external sync signal is used instead ($\overline{\text{CD}}$ signal asserted: high to low transition).</p> <p>01 Automatic sync (assumes always synchronized, ignores $\overline{\text{CD}}$ signal).</p> <p>10 8-bit sync. The receiver synchronizes on an 8-bit sync pattern stored in the FDSR. Negation of $\overline{\text{CD}}$ causes CD lost error.</p> <p>11 16-bit sync. The receiver synchronizes on a 16-bit sync pattern stored in the FDSR. Negation of $\overline{\text{CD}}$ causes CD lost error.</p> <p>Note: If SYNL = 1x, CDP should be cleared (not in $\overline{\text{CD}}$ pulse mode).</p>
18	RTSM	<p>$\overline{\text{RTS}}$ mode</p> <p>0 Send idles between frames as defined by the protocol. $\overline{\text{RTS}}$ is negated between frames (default).</p> <p>1 Send flags/synchs between frames according to the protocol. $\overline{\text{RTS}}$ is asserted whenever the FCC is enabled.</p>
19--20	RENC	<p>Receiver decoding method. The user should set RENC = TENC in most applications.</p> <p>00 NRZ</p> <p>01 NRZI (one bit mode HDLC or transparent only)</p> <p>1x Reserved</p>
21	REVD	<p>Reverse data (valid for a totally transparent channel only)</p> <p>0 Normal operation</p> <p>1 The totally transparent channels on this FCC (either the receiver, transmitter, or both, as defined by TTX and TRX) reverse bit order, transmitting the MSB of each octet first.</p>
22--23	TENC	<p>Transmitter encoding method. The user should set TENC = RENC in most applications.</p> <p>00 NRZ</p> <p>01 NRZI (one bit mode HDLC or transparent only)</p> <p>1x Reserved</p>
24-25	TCRC	<p>Transparent CRC (totally transparent channel only). Selects the type of frame checking provided on the transparent channels of the FCC (either the receiver, transmitter, or both, as defined by TTX and TRX). This configuration selects a frame check type; the decision to send the frame check is made in the TxBD. Thus, it is not required to send a frame check in transparent mode. If a frame check is not used, the user can ignore any frame check errors generated on the receiver.</p> <p>00 16-bit CCITT CRC (HDLC). ($X_{16} + X_{12} + X_5 + 1$)</p> <p>01 Reserved</p> <p>10 32-bit CCITT CRC (Ethernet and HDLC) ($X_{32} + X_{26} + X_{23} + X_{22} + X_{16} + X_{12} + X_{11} + X_{10} + X_8 + X_7 + X_5 + X_4 + X_2 + X_1 + 1$)</p> <p>11 Reserved</p>

Table 29-2. GFMR Register Field Descriptions (continued)

Bits	Name	Description
26	ENR	<p>Enable receive. Enables the receiver hardware state machine for this FCC.</p> <p>0 The receiver is disabled and any data in the receive FIFO buffer is lost. If ENR is cleared during reception, the receiver aborts the current character.</p> <p>1 The receiver is enabled.</p> <p>ENR may be set or cleared regardless of whether serial clocks are present. Describes how to disable and reenable an FCC. Note that the FCC provides other tools for controlling reception—the ENTER HUNT MODE command, CLOSE RXBD command, and RxBD[E].</p>
27	ENT	<p>Enable transmit. Enables the transmitter hardware state machine for this FCC.</p> <p>0 The transmitter is disabled. If ENT is cleared during transmission, the transmitter aborts the current character and TXD returns to idle state. Data in the transmit shift register is not sent.</p> <p>1 The transmitter is enabled.</p> <p>ENT can be set or cleared, regardless of whether serial clocks are present. See Section 29.12, “Disabling the FCCs On-the-Fly,” for a description of the proper methods to disable and reenable an FCC. Note that the FCC provides other tools for controlling transmission besides the ENT bit—the STOP TRANSMIT, GRACEFUL STOP TRANSMIT, and RESTART TRANSMIT commands, CTS flow control, and TxBD[R].</p>
28–31	MODE	<p>Channel protocol mode</p> <p>0000 HDLC</p> <p>0001 Reserved for RAM microcode</p> <p>0010 Reserved</p> <p>0011 Reserved for RAM microcode</p> <p>0100 Reserved</p> <p>0101 Reserved for RAM microcode</p> <p>0110 Reserved</p> <p>0111 Reserved for RAM microcode</p> <p>1000 Reserved</p> <p>1001 Reserved for RAM microcode</p> <p>1010 ATM</p> <p>1011 Reserved for RAM microcode</p> <p>1100 Ethernet</p> <p>11xx Reserved</p>

NOTE

In addition to selecting the correct mode of operation in GFMRx[MODE], the user must issue the appropriate CP command and choose the correct protocol in CPCR (refer to [Section 14.4.1, “CP Command Register \(CPCR\)”](#)).

29.3 FCC Protocol-Specific Mode Registers (FPSMRx)

The functionality of the FCC varies according to the protocol selected by GFMR[MODE]. Each FCC has an additional 32-bit, memory-mapped, read/write protocol-specific mode register (FPSMR) that configures them specifically for a chosen mode. The section for each specific protocol describes the FPSMR bits.

29.4 FCC Data Synchronization Registers (FDSRx)

Each FCC has a 16-bit, memory-mapped, read/write data synchronization register (FDSR) that specifies the pattern used in the frame synchronization procedure of the synchronous protocols. In the totally transparent protocol, the FDSR should be programmed with the preferred SYNC pattern. For Ethernet protocol, it should be programmed with 0xD555. For the ATM protocol, FSDRx is used to generate a constant byte for the HEC. It does not generate the HEC; instead it only outputs this constant byte as a 'placeholder' for the HEC. This byte is then replaced by the ATM PHY with the actual value.

At reset, FSDRx defaults to 0x7E7E (two HDLC flags), so it does not need to be written for HDLC mode. The FDSR contents are always sent lsb first.

	0						7	8							15
Field	SYN2							SYN1							
Reset	0	1	1	1	1	1	0	0	1	1	1	1	1	1	0
R/W	R/W														
Addr	0x0x1130C (FDSR1), 0x0x1132C (FDSR2), 0x0x1132C (FDSR3)														

Figure 29-3. FCC Data Synchronization Register (FDSR)

29.5 FCC Transmit-on-Demand Registers (FTODRx)

If no frame is being sent by the FCC, the CP periodically polls the R bit of the next TxBD to see if the user has requested a new frame/buffer to be sent. Polling occurs every 256 serial transmit clocks. The polling algorithm depends on the FCC configuration, as shown in the following equations:

$$\text{Fast Ethernet:} \quad 256 \text{ clocks} / 25 \text{ MHz} = 10 \mu\text{s}$$

$$\text{10BaseT:} \quad 256 \text{ clocks} / 2.5 \text{ MHz} = 100 \mu\text{s}$$

The user, however, can request that the CP begin processing the new frame/buffer without waiting the normal polling time. For immediate processing, after setting TxBD[R], set the transmit-on-demand (TOD) bit in the transmit-on-demand register (FTODR) twice to activate. If TOD is set only once, the new frame/buffer will not be transmitted until the next periodic polling request.

This feature, which decreases the transmission latency of the transmit buffer/frame, is particularly useful in LAN-type protocols where maximum interframe GAP times are limited by the protocol specification. Since the transmit-on-demand feature gives a high priority to the specified TxBD, it can conceivably affect the servicing of the other FCC FIFO buffers. Therefore, it is recommended that the transmit-on-demand feature be used only for a high-priority TxBD and when transmission on this FCC has not occurred for a given time period, which is protocol-dependent.

If a new TxBD is added to the BD table while preceding TxBDs have not completed transmission, the new TxBD is processed immediately after the older TxBDs are sent.

Field	0	1	15
	TOD	—	
Reset	0000_0000_0000_0000		
R/W	R/W		
Addr	0x0x11308 (FTODR1), 0x0x11328 (FTODR2), 0x0x11348 (FTODR3)		

Figure 29-4. FCC Transmit-on-Demand Register (FTODR)

Fields in the FTODR are described in Table 29-3.

Table 29-3. FTODR Field Descriptions

Field	Name	Description
0	TOD	Transmit on demand 0 Normal polling. 1 The CP gives high priority to the current TxBD and begins sending the frame does without waiting for the normal polling time to check TxBD[R]. TOD is cleared automatically.
1–15	—	Reserved, should be cleared.

29.6 FCC Buffer Descriptors

Data associated with each FCC is stored in buffers. Each buffer is referenced by a buffer descriptor (BD). All of the transmit BDs for an FCC are grouped into a TxBD circular table with a programmable length. Likewise, receive BDs form an RxBD table. The user can program the start address of the BD tables anywhere in system memory. See [Figure 29-5](#).




Figure 29-5. FCC Memory Structure

The format of transmit and receive BDs, shown in [Figure 29-6](#), is the same for every FCC mode of operation except ATM mode; see [Section 30.10.5, “ATM Controller Buffer Descriptors \(BDs\).”](#) The first 16 bits in each BD contain status and control information, which differs for each protocol. The second 16 bits indicate the data buffer length in bytes (the wrap bit is the BD table length indicator). The remaining 32-bits contain the 32-bit address pointer to the actual buffer in memory.




Figure 29-6. Buffer Descriptor Format

For frame-based protocols, a message can reside in as many buffers as necessary (transmit or receive). Each buffer has a maximum length of (64K–1) bytes. The CP does not assume that all buffers of a single frame are currently linked to the BD table. It does assume, however, that unlinked buffers are provided by the core soon enough to be sent or received. Failure to do so causes an error condition being reported by the CP. An underrun error is reported in the case of transmit; a busy error is reported in the case of receive. Because BDs are prefetched, the receive BD table must always contain at least one empty BD to avoid a busy error; therefore, RxBD tables must always have at least two BDs.

The BDs and data buffers can be anywhere in the system memory.

The CP processes the TxBDs in a straightforward fashion. Once the transmit side of an FCC is enabled, it starts with the first BD in that FCC's TxBD table. When the CP detects that TxBD[R] is set, it begins processing the buffer. The CP detects that the BD is ready either by polling the R bit periodically or by the user writing to the FTODR. When the data from the BD has been placed in the transmit FIFO buffer, the CP moves on to the next BD, again waiting for the R bit to be set. Thus, the CP does no look-ahead BD processing, nor does it skip over BDs that are not ready. When the CP sees the wrap (W) bit set in a BD, it goes back to the beginning of the BD table after processing of the BD is complete.

After using a BD, the CP normally clears R (not-ready); thus, the CP does not use a BD again until the BD has been prepared by the core. Some protocols support continuous mode, which allows repeated transmission and for which the R bit remains set (always ready).

The CP uses RxBDs in a similar fashion. Once the receive side of an FCC is enabled, it starts with the first BD in the FCC's RxBD table. Once data arrives from the serial line into the FCC, the CP performs the required protocol processing on the data and moves the resultant data to the buffer pointed to by the first BD. Use of a BD is complete when no room is left in the buffer or when certain events occur, such as the detection of an error or end-of-frame. Regardless of the reason, the buffer is then said to be closed and additional data is stored using the next BD. Whenever the CP needs to begin using a BD because new data is arriving, it checks the E bit of that BD. This check is made on a prefetched copy of the current BD. If the current BD is not empty, it reports a busy error. However, it does not move from the current BD until it is empty. Because there is a periodic prefetch of the RxBD, the busy error may recur if the BD is not prepared soon enough.

When the CP sees the W bit set in a BD, it returns to the beginning of the BD table after processing of the BD is complete. After using a BD, the CP clears the E bit (not empty) and does not use a BD again until the BD has been processed by the core. However, in continuous mode, available to some protocols, the E bit remains set (always empty).

29.7 FCC Parameter RAM

Each FCC parameter RAM area begins at the same offset from each FCC base area. The protocol-specific portions of the FCC parameter RAM are discussed in the specific protocol descriptions. Table 29-4. shows portions common to all FCC protocols.

Some parameter RAM values must be initialized before the FCC is enabled; other values are initialized/written by the CP. Once initialized, most parameter RAM values do not need to be accessed by user software because most activity centers around the TxBDs and RxBDs rather than the parameter RAM. However, if the parameter RAM is accessed, note the following:

- Parameter RAM can be read at any time.
- Tx parameter RAM can be written only when the transmitter is disabled—after a STOP TRANSMIT command and before a RESTART TRANSMIT command or after the buffer/frame finishes transmitting after a GRACEFUL STOP TRANSMIT command and before a RESTART TRANSMIT command.
- Rx parameter RAM can be written only when the receiver is disabled. Note the CLOSE RXBD command does not stop reception, but it does allow the user to extract data from a partially full Rx buffer.

- See [Section 29.12, “Disabling the FCCs On-the-Fly.”](#)

Some parameters in Table 29-4. are not described and are listed only to provide information for experienced users and for debugging. The user need not access these parameters in normal operation.

Table 29-4. FCC Parameter RAM Common to All Protocols except ATM

Offset ¹	Name	Width	Description
0x00	RIPTR	Hword	Receive internal temporary data pointer. Used by microcode as a temporary buffer for data. Must be 32-byte aligned and the size of the internal buffer must be 32 bytes unless it is stated otherwise in the protocol specification. For best performance, it should be located in the following address ranges: 0x3000–0x4000 or 0xB000–0xC000.
0x02	TIPTR	Hword	Transmit internal temporary data pointer. Used by microcode as a temporary buffer for data. Must be 32-byte aligned and the size of the internal buffer must be 32 bytes unless it is stated otherwise in the protocol specification. For best performance it should be located in the following address ranges: 0x3000–0x4000 or 0xB000–0xC000.
0x04	—	Hword	Reserved, should be cleared.
0x06	MRBLR	Hword	Maximum receive buffer length (a multiple of 32 for all modes). The number of bytes that the FCC receiver writes to a receive buffer before moving to the next buffer. The receiver can write fewer bytes to the buffer than MRBLR if a condition such as an error or end-of-frame occurs, but it never exceeds the MRBLR value. Therefore, user-supplied buffers should be at least as large as the MRBLR. Note that FCC transmit buffers can have varying lengths by programming TxBD[Data Length], as needed, and are not affected by the value in MRBLR. MRBLR is not intended to be changed dynamically while an FCC is operating. Change MRBLR only when the FCC receiver is disabled.
0x08	RSTATE	Word	Receive internal state. The high byte, RSTATE[0–7], contains the function code register; see Section 29.7.1, “FCC Function Code Registers (FCRx).” RSTATE[8–31] is used by the CP and must be cleared initially.
0x0C	RBASE	Word	RxBD base address (must be divisible by eight). Defines the starting location in the memory map for the FCC RxBDs. This provides great flexibility in how FCC RxBDs are partitioned. By selecting RBASE entries for all FCCs and by setting the W bit in the last BD in each BD table, the user can select how many BDs to allocate for the receive side of every FCC. The user must initialize RBASE before enabling the corresponding channel. Furthermore, the user should not configure BD tables of two enabled FCCs to overlap or erratic operation occurs.
0x10	RBDSTA T	Hword	RxBD status and control. Reserved for CP use only.
0x12	RBDLEN	Hword	RxBD data length. A down-count value initialized by the CP with MRBLR and decremented with every byte written by the SDMA channels.
0x14	RDPTR	Word	RxBD data pointer. Updated by the SDMA channels to show the next address in the buffer to be accessed.
0x18	TSTATE	Word	Tx internal state. The high byte, TSTATE[0–7], contains the function code register; see Section 29.7.1, “FCC Function Code Registers (FCRx).” TSTATE[8–31] is used by the CP and must be cleared initially.

Table 29-4. FCC Parameter RAM Common to All Protocols except ATM (continued)

Offset ¹	Name	Width	Description
0x1C	TBASE	Word	TxBD base address (must be divisible by eight). Defines the starting location in the memory map for the FCC TxBDs. This provides great flexibility in how FCC TxBDs are partitioned. By selecting TBASE entries for all FCCs and by setting the W bit in the last BD in each BD table, the user can select how many BDs to allocate for the transmit side of every FCC. The user must initialize TBASE before enabling the corresponding channel. Furthermore, the user should not configure BD tables of two enabled FCCs to overlap or erratic operation occurs.
0x20	TBDSTAT	Hword	TxBD status and control. Reserved for CP use only.
0x22	TBDLEN	Hword	TxBD data length. A down-count value initialized with the TxBD data length and decremented with every byte read by the SDMA channels.
0x24	TDPTR	Word	TxBD data pointer. Updated by the SDMA channels to show the next address in the buffer to be accessed.
0x28	RBPTR	Word	RxBD pointer. Points to the next BD that the receiver transfers data to when it is in idle state or to the current BD during frame processing. After a reset or when the end of the BD table is reached, the CP sets RBPTR = RBASE. Although the user need never write to RBPTR in most applications, the user can modify it when the receiver is disabled or when no receive buffer is in use.
0x2C	TBPTR	Word	TxBD pointer. Points either to the next BD that the transmitter transfers data from when it is in idle state or to the current BD during frame transmission. After a reset or when the end of the BD table is reached, the CP sets TBPTR = TBASE. Although the user need never write to TBPTR in most applications, the user can modify it when the transmitter is disabled or when no transmit buffer is in use (after a STOP TRANSMIT or GRACEFUL STOP TRANSMIT command is issued and the frame completes transmission).
0x30	RCRC	Word	Temporary receive CRC
0x34	—	Word	Reserved
0x38	TCRC	Word	Temporary transmit CRC
0x3C	—	Word	First word of protocol-specific area

¹ Offset from FCC base: 0x8400 (FCC1), 0x8500 (FCC2) and 0x8600 (FCC3); see [Section 14.5.2, “Parameter RAM.”](#)

29.7.1 FCC Function Code Registers (FCRx)

The function code registers contain the transaction specification associated with SDMA channel accesses to external memory. [Figure 29-7](#) shows the format of the transmit and receive function code registers, which reside at TSTATE[0–7] and RSTATE[0–7] in the FCC parameter RAM (see [Table 29-4](#)).




Figure 29-7. Function Code Register (FCRx)

FCRx fields are described in [Table 29-5](#).

Table 29-5. FCRx Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared.
1	FCCP	FCC priority. Used in conjunction with PPC_ACR[PRKM] (see section 4.3.2.2) and LCL_ACR[PRKM] (see section 4.3.2.4) for a low request level. 0 Disables CPM low request level to refer to FCCs and MCCs. 1 Enables CPM low request level to refer to FCCs and MCCs.
2	GBL	Global. Indicates whether the memory operation should be snooped. 0 Snooping disabled. 1 Snooping enabled.
3–4	BO	Byte ordering. Used to select the byte ordering of the buffer. If BO is modified on-the-fly, it takes effect at the start of the next frame (Ethernet, HDLC, and transparent) or at the beginning of the next BD. 01 Munged little-endian byte ordering. As data is sent onto the serial line from the data buffer, the LSB of the buffer double-word contains data to be sent earlier than the MSB of the same buffer double-word. 10 Freescale byte ordering (normal operation). It is also called big-endian byte ordering. As data is sent onto the serial line from the data buffer, the MSB of the buffer word contains data to be sent earlier than the LSB of the same buffer word.
5	TC2	Transfer code. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.
6	DTB	Indicates on what bus the data is located. 0 On the 60x bus. 1 On the local.
7	BDB	Indicates on what bus the BDs are located. 0 On the 60x bus. 1 On the local bus.

29.8 Interrupts from the FCCs

Interrupt handling for each of the FCC channels is configured on a global (per channel) basis in the interrupt pending register (SIPNR_L) and interrupt mask register (SIMR_L). One bit in each register is used to either mask, enable, or report an interrupt in an FCC channel. The interrupt priority between the FCCs is programmable in the CPM interrupt priority register (SCPRR_H). The interrupt vector register (SIVEC) indicates which pending channel has highest priority. Registers within the FCCs manage interrupt handling for FCC-specific events.

Events that can cause the FCC to interrupt the processor vary slightly among protocols and are described with each protocol. These events are handled independently for each channel by the FCC event and mask registers (FCCE and FCCM).

29.8.1 FCC Event Registers (FCCE_x)

Each FCC has an FCC event register (FCCE) used to report events. On recognition of an event, the FCC sets its corresponding FCCE bit regardless of the corresponding mask bit. To the user it appears as a memory-mapped register that can be read at any time. Bits are cleared by writing ones; writing zeros has

no effect on bit values. FCCE is cleared at reset. Fields of this register are protocol-dependent and are described in the respective protocol sections.

29.8.2 FCC Mask Registers (FCCM_x)

Each FCC has a read/write FCC mask register (FCCM) used to enable or disable CP interrupts to the core for events reported in an event register (FCCE). Bit positions in FCCM are identical to those in FCCE. Note that an interrupt is generated only if the FCC interrupts are also enabled in the SIU; see [Section 4.3.1.5, “SIU Interrupt Mask Registers \(SIMR_H and SIMR_L\).”](#)

If an FCCM bit is zero, the CP does not proceed with its usual interrupt handling whenever that event occurs. Any time a bit in the FCCM register is set, a 1 in the corresponding bit in the FCCE register sets the FCC event bit in the interrupt pending register; see [Section 4.3.1.4, “SIU Interrupt Pending Registers \(SIPNR_H and SIPNR_L\).”](#)

29.8.3 FCC Status Registers (FCCS_x)

Each FCC has an 8-bit, read/write FCC status register (FCCS) that lets the user monitor real-time status conditions (flags, idle) on the RXD line. It does not show the status of \overline{CTS} and \overline{CD} ; their real-time status is available in the appropriate parallel I/O port (see [Chapter 40, “Parallel I/O Ports”](#)).

29.9 FCC Initialization

The FCCs require a number of registers and parameters to be configured after a power-on reset. The following outline gives the proper sequence for initializing the FCCs, regardless of the protocol used.

1. Write the parallel I/O ports to configure and connect the I/O pins to the FCCs.
2. Write the appropriate port registers to configure \overline{CTS} and \overline{CD} to be parallel I/O with interrupt capability or to connect directly to the FCC (if modem support is needed).
3. If the TSA is used, the SI must be configured. If the FCC is used in the NMSI mode, the CPM multiplexing logic (CMX) must still be initialized.
4. Write the GFMR, but do not write the ENT or ENR bits yet.
5. Write the FPSMR.
6. Write the FDSR.
7. Initialize the required values for this FCC in its parameter RAM.
8. Clear out any current events in FCCE, as needed.
9. Write the FCCM register to enable the interrupts in the FCCE register.
10. Write the SCPRR_H to configure the FCC interrupt priority.
11. Clear out any current interrupts in the SIPNR_L, if preferred.
12. Write the SIMR_L to enable interrupts to the CP interrupt controller.
13. Issue an INIT TX AND RX PARAMETERS command (with the correct protocol number).
14. Set GFMR[ENT] and GFMR[ENR].

The first RxBD's empty bit must be set before the INIT RX COMMAND. However TxBDs can have their ready bits set at any time. Notice that the CPCR does not need to be accessed after a power-on reset until an FCC is to be used. An FCC should be disabled and reenabled after any dynamic change in its parallel I/O ports or serial channel physical interface configuration. A full reset using CPCR[RST] is a comprehensive reset that also can be used.

29.10 FCC Interrupt Handling

The following describes what usually occurs within an FCC interrupt handler:

1. When an interrupt occurs, read FCCE to determine interrupt sources. FCCE bits to be handled in this interrupt handler are normally cleared at this time.
2. Process the TxBDs to reuse them if the FCCE[TX, TXE] were set. If the transmit speed is fast or the interrupt delay is long, more than one transmit buffer may have been sent by the FCC. Thus, it is important to check more than just one TxBD during the interrupt handler. One common practice is to process all TxBDs in the interrupt handler until one is found with R set.
3. Extract data from the RxBD if FCCE[RX, RXB, or RXF] is set. If the receive speed is fast or the interrupt delay is long, the FCC may have received more than one receive buffer. Thus, it is important to check more than just one RxBD during interrupt handling. Typically, all RxBDs in the interrupt handler are processed until one is found with E set. Because the FCC prefetches BDs, the BD table must be big enough such that always there will be another empty BD to prefetch.
4. Clear FCCE.
5. Continue normal execution.

29.10.1 FCC Transmit Errors

There are four errors in the FCC transmitter that make it necessary for software to act on the transmitter before correct operation can continue. The errors are as follows:

- CTS-lost indication in HDLC transmitter (use re-initialization procedure)
- Underrun in any of the serial FCC transmitter protocols (use re-initialization procedure)
- Late collision in fast Ethernet transmitter (use recovery or re-initialization procedure)
- Expiration of retry limit in fast Ethernet (use recovery or re-initialization procedure)

In addition to status bits in the current TxBD, these errors are reported via the TXE event bit in the FCCE as a convenience for the user to implement error handling. TXE is a safe indication that a recovery or re-initialization procedure must be started.

29.10.1.1 Re-Initialization Procedure

1. Disable the FCC transmission by clearing GFMR[ENT].
2. Remember the TBPTR value taken from the FCC parameter RAM.
3. Issue a "RESTART TX" command using the CPCR.
4. Restore the remembered TBPTR into the FCC parameter RAM.
5. Adjust TxBD handling as described in Section 28.10.1.3.

6. Enable FCC transmission by setting GFMR[ENT].

29.10.1.2 Recovery Sequence

1. Determine which BD is to be transmitted next and, if necessary, modify BDs.
2. Modify TBPTR field in Parameter RAM to point to next BD (if necessary).
3. Issue a “RESTART TX” command using the CPCRC.

29.10.1.3 Adjusting Transmitter BD Handling

When a TXE event occurs, the TBPTR may already point beyond BDs still marked as ready due to internal pipelining. If the TBPTR is not adjusted, these BDs would be skipped while still being marked as ready. Software must determine if these BDs should be retransmitted or if they should be skipped, depending on the protocol and application needs. This requires the following steps:

1. From the current TBPTR value, search backwards over all (if any) BDs still marked as ready to find the first BD that has not been closed by the CPM. The search process should stop if the BD to be checked next is not ready or if it is the most recent BD marked as ready by the CPU transmit software. This is to avoid an endless loop in case the CPU software fills the BD ring completely.
2. A) For skipping BDs, manually close all BDs from the BD just found up to and including the BD just before TBPTR. Leave the TBPTR value untouched.


B) For retransmitting BDs, change the TBPTR value to point to the BD just found.

29.11 FCC Timing Control

When GFMR[DIAG] is programmed to normal operation, \overline{CD} and \overline{CTS} are automatically controlled by the FCC. GFMR[TCl] is assumed to be cleared, which implies normal transmit clock operation.

\overline{RTS} is asserted when FCC has data to transmit in the transmit FIFO and a falling transmit clock occurs. At this point, the FCC begins sending the data, once the appropriate conditions occur on \overline{CTS} . In all cases, the first bit of data is the start of the opening flag, or sync pattern.


Figure 29-8 shows that the delay between \overline{RTS} and data is 0 bit times, regardless of the setting of GFMR[CTSS]. This operation assumes that \overline{CTS} is either already asserted to the FCC or is reprogrammed to be a parallel I/O line, in which case the \overline{CTS} signal to the FCC is always asserted. \overline{RTS} is negated one clock after the last bit in the frame.




Note:
 1. A frame includes opening and closing flags and syncs, if present in the protocol.

Figure 29-8. Output Delay from $\overline{\text{RTS}}$ Asserted

If $\overline{\text{CTS}}$ is not already asserted when $\overline{\text{RTS}}$ is asserted, the delays to the first bit of data depend on when $\overline{\text{CTS}}$ is asserted. [Figure 29-9](#) shows that the delay between $\overline{\text{CTS}}$ and the data can be approximately 0.5 to 1 bit times or no delay, depending on $\text{GFMR}[\text{CTSS}]$.




Note:
 1. $\text{GFMR}[\text{CTSS}] = 0$. CTSP is a don't care.



Note:
 1. $\text{GFMR}[\text{CTSS}] = 1$. CTSP is a don't care.

Figure 29-9. Output Delay from $\overline{\text{CTS}}$ Asserted

If it is programmed to envelope the data, $\overline{\text{CTS}}$ must remain asserted during frame transmission or a $\overline{\text{CTS}}$ lost error occurs. The negation of $\overline{\text{CTS}}$ forces $\overline{\text{RTS}}$ high and the transmit data to the idle state. If $\text{GFMR}[\text{CTSS}] = 0$, the FCC must sample $\overline{\text{CTS}}$ before a $\overline{\text{CTS}}$ lost is recognized. Otherwise, the negation of $\overline{\text{CTS}}$ immediately causes the $\overline{\text{CTS}}$ lost condition. See [Figure 29-10](#).

Figure 29-10. $\overline{\text{CTS}}$ Lost**NOTE**

If GFMR[CTSS] = 1, all $\overline{\text{CTS}}$ transitions must occur while the transmit clock is low.

Reception delays are determined by $\overline{\text{CD}}$ as Figure 29-11 shows. If GFMR[CDS] = 0, $\overline{\text{CD}}$ is sampled on the rising receive clock edge before data is received. If GFMR[CDS] = 1, $\overline{\text{CD}}$ transitions immediately cause data to be gated into the receiver.




Figure 29-11. Using \overline{CD} to Control Reception

If it is programmed to envelope data, \overline{CD} must remain asserted during frame transmission or a \overline{CD} lost error occurs. The negation of \overline{CD} terminates reception. If [CDS] = 0, \overline{CD} must be sampled by the FCC before a \overline{CD} lost is recognized. Otherwise, the negation of \overline{CD} immediately causes the \overline{CD} lost condition.

NOTE

If GFMR[CDS] = 1, all \overline{CD} transitions must occur while the receive clock is low.

29.12 Disabling the FCCs On-the-Fly

Unused FCCs can be temporarily disabled. In this case, a operation sequence is followed that ensures that any buffers in use are closed properly and that new data is transferred to or from a new buffer. Such a sequence is required if the parameters that must be changed are not allowed to be changed dynamically. If the register or bit description states that dynamic changes are allowed, the following sequences are not required and the register or bit may be changed immediately. In all other cases, the sequence should be used.

Modifying parameter RAM does not require the FCC to be fully disabled. See the parameter RAM description for when values can be changed. To disable all peripheral controllers, set CPCR[RST] to reset the entire CPM.

29.12.1 FCC Transmitter Full Sequence

For the FCC transmitter, the full disable and enable sequence is as follows.

1. Issue the STOP TRANSMIT command. This is recommended if the FCC is currently transmitting data because it stops transmission in an orderly way. If the FCC is not transmitting (no TxBDs are ready or the GRACEFUL STOP TRANSMIT command has been issued and completed), then the STOP TRANSMIT command is not required. Furthermore, if the TBPTR is overwritten by the user or the INIT TX PARAMETERS command is executed, this command is not required.
2. Clear GFMR[ENT]. This disables the FCC transmitter and puts it in a reset state.
3. Make changes. The user can modify FCC transmit parameters, including the parameter RAM. To switch protocols or restore the FCC transmit parameters to their initial state, the INIT TX PARAMETERS command must be issued.
4. If an INIT TX PARAMETERS command was not issued in step 3, issue a RESTART TRANSMIT command.
5. Set GFMR[ENT]. Transmission begins using the TxBD that the TBPTR points to as soon as TxBD[R] = 1.

29.12.2 FCC Transmitter Shortcut Sequence

A shorter sequence is possible if the user prefers to reinitialize the transmit parameters to the state they had after reset. This sequence is as follows:

1. Clear GFMR[ENT].
2. Issue the INIT TX PARAMETERS command. Any additional changes can be made now.
3. Set GFMR[ENT].

29.12.3 FCC Receiver Full Sequence

The full disable and enable sequence for the receiver is as follows:

1. Clear GFMR[ENR]. Reception is aborted immediately, which disables the receiver of the FCC and puts it in a reset state.
2. Make changes. The user can modify the FCC receive parameters, including the parameter RAM. If the user prefers to switch protocols or restore the FCC receive parameters to their initial state, the INIT RX PARAMETERS command must be issued.
3. Issue the ENTER HUNT MODE command. This command is required if the INIT RX PARAMETERS command was not issued in step 2.
4. Set GFMR[ENR]. Reception begins immediately using the RxBD that the RBPTR points to if RxBD[E] = 1.

29.12.4 FCC Receiver Shortcut Sequence

A shorter sequence is possible if the user prefers to reinitialize the receive parameters to the state they had after reset. This sequence is as follows:

1. Clear GFMR[ENR].

2. Issue the INIT RX PARAMETERS command. Any additional changes can be made now.
3. Set GFMR[ENR].

29.12.5 Switching Protocols

A user can switch the protocol that the FCC is executing (HDLC) without resetting the board or affecting any other FCC by taking the following steps:

1. Clear GFMR[ENT] and GFMR[ENR].
2. Issue the INIT TX AND RX PARAMETERS command. This command initializes both transmit and receive parameters. Additional changes can be made in the GFMR to change the protocol.
3. Set GFMR[ENT] and GFMR[ENR]. The FCC is enabled with the new protocol.

29.13 Saving Power

Clearing an FCC's ENT and ENR bits minimizes its power consumption.

Chapter 30

ATM Controller and AAL0, AAL1, and AAL5

NOTE

The functionality described in this chapter is not available on the MPC8250.

The ATM controller provides the ATM and AAL layers of the ATM protocol using the universal test and operations physical layer (PHY) interface for ATM (UTOPIA level II) for both master and slave modes. It performs segmentation and reassembly (SAR) functions of AAL5, AAL1 circuit emulation service (CES), AAL2, and AAL0, and most of the common parts of the convergence sublayer (CP-CS) of these protocols.

For each virtual channel (VC), the controller's ATM pace control (APC) unit generates a cell transmission rate to implement constant bit rate (CBR), variable bit rate (VBR), available bit rate (ABR), unspecified bit rate (UBR) or UBR+ traffic. To regulate VBR traffic, the APC unit performs a continuous-state leaky bucket algorithm. The APC unit also uses up to eight priority levels to prioritize real-time ATM channels, such as CBR and real-time VBR, over non-real-time ATM channels such as VBR, ABR and UBR.

The ATM controller performs the ATM Forum (UNI-4.0) ABR flow control. To perform feedback rate adaptation, it supports forward and backward resource management (RM) cell generation and ATM Forum floating-point calculation. ABR flow control is implemented in hardware and firmware (without software intervention) to prevent potential delays during backward RM cell processing and feedback rate adaptation.

The PowerQUICC II supports a special mode for ATM/TDM interworking. The CPM performs automatic data forwarding between ATM channels and the MCCs' TDM channels without core intervention.

The PowerQUICC II ATM SAR controller applications are as follows:

- ATM line card controllers
- ATM-to-WAN interworking (frame relay, T1/E1 circuit emulation)
- Residential broadband network interface units (NIU) (ATM-to-Ethernet)
- High-performance ATM network interface cards (NIC)
- Bridges and routers with ATM interface

30.1 Features

The ATM controller has the following features:

- Full duplex segmentation and reassembly at 155 Mbps
- UTOPIA level II master and slave modes 8/16 bit
- AAL5, AAL1, AAL2, AAL0 protocols

- Up to 255 active VCs internally, and up to 64K VCs using external memory
- TM 4.0 CBR, VBR, UBR, UBR+ traffic types
- VBR type 1 and 2 traffic using leaky buckets (GCRA)
- TM 4.0 ABR flow control (EFCI and ER)
- Idle/unassign cells screening/transmission option
- External and internal rate transmit modes
- Special mode for ATM-to-TDM or ATM-to-ATM data forwarding
- CLP and congestion indication marking
- User-defined cells up to 65 bytes
- Separate TxBD and RxBD tables for each virtual channel (VC)
- Special mode of global free buffer pools for dynamic and efficient memory allocation with early packet discard (EPD) support
- Interrupt report per channel using four priority interrupt queues
- Compliant with ATMF UNI 4.0 and ITU specification
- AAL5 cell format
 - Reassembly
 - Reassemble PDU directly to external memory
 - CRC32 check
 - CLP and congestion report
 - CPCS_UU, CPI, and length check
 - Abort message report
 - Segmentation
 - Segment PDU directly from external memory
 - Performs PDU padding
 - CRC32 generation
 - Automatic last cell marking
 - Automatic CPCS_UU, CPI, and length insertion
 - Abort message option
- AAL1 cell format
 - Reassembly
 - Reassemble PDU directly to external memory
 - Support for partially filled cells (configurable on a per-VC basis)
 - Sequence number check
 - Sequence number protection (CRC-3 and parity) check
 - Segmentation
 - Segment PDU directly from external memory
 - Partially filled cells support (configurable on a per-VC basis)

- Sequence number generation
- Sequence number protection (CRC-3 and even parity) generation
- Structured AAL1 cell format
 - Automatic synchronization using the structured pointer during reassembly
 - Structured pointer generation during segmentation
- Unstructured AAL1 cell format
 - Clock recovery using external SRTS (synchronous residual time stamp) logic during reassembly
 - SRTS generation using external logic during segmentation
- AAL0 format
 - Receive
 - Whole cell is put in memory
 - CRC10 pass/fail indication
 - Transmit
 - Reads a whole cell from memory
 - CRC10 insertion option
- AAL1 circuit emulation service (refer to [Chapter 31, “ATM AAL1 Circuit Emulation Service,”](#) for more information)
- AAL2 format
 - Refer to [Chapter 32, “ATM AAL2”](#)
- Support for user-defined cells
 - Support cells up to 65 bytes
 - Extra header insert/load on a per-frame basis
 - Extra header size has byte resolution
 - Asymmetric cell size for send and receive
 - HEC octet insertion option
- PHY
 - UTOPIA level II supports 8/16 bits 25/50 MHz
 - Supports UTOPIA master and slave modes
 - Supports cell-level handshake
 - Supports multiple-PHY polling mode
- ATM pace control (APC) unit
 - Peak cell rate pacing on a per-VC basis
 - Peak-and-sustain cell rate pacing using GCRA on a per-VC basis
 - Peak-and-minimum cell rate pacing on a per-VC basis
 - Up to eight priority levels
 - Fully managed by CP with no host intervention
- Available bit rate (ABR)

- Performs ATMF UNI 4.0 ABR flow control on a per-VC basis
- Automatic forward-RM, backward-RM cells generation
- Automatic feedback rate adaptation
- Support for EFCI (explicit forward congestion indication) and ER (explicit rate)
- RM cell floating-point calculations
- Fully managed by CP with no host intervention
- Receive address look-up mechanism
 - Two modes of address look-up are supported
 - External CAM
 - Address compression
- OAM (operations and maintenance) cells
 - OAM filtering according to PTI field and reserved VCI field
 - Raw cell queues for transmission and reception
 - CRC-10 generation/check
 - Performance monitoring support
 - Support up to 64 bidirectional block tests simultaneously
 - Automatic FMC and BRC cell generation and termination
 - User transmit cell₀₊₁ count
 - User transmit cell₀ count
 - PM cells time stamp insertion
 - Block error detection code (BEDC₀₊₁) generation/check
 - Total receive cell₀₊₁ count
 - Total receive cell₀ count
 - Specifying channel code for F5 OAM cells
- ATM layer statistic gathering on a per PHY basis.
 - UTOPIA receiver error cells count (Rx parity error or short/long cells error)
 - Misinserted cell count
 - CRC-10 error cells count (ABR flow only)
- Memory management
 - RxBD table per VC with option of global free buffer pool for AAL5
 - TxBD table per VC

30.2 ATM Controller Overview

The following sections provide an overview of the transmitter and receiver portions of the ATM controller.

30.2.1 Transmitter Overview

Before the transmitter is enabled, the host must initialize the PowerQUICC II and create the transmit data structure, described in [Section 30.10, “ATM Memory Structure.”](#) When data is ready for transmission, the host arranges the BD table and writes the pointer of the first BD in the transmit connection table (TCT). The host issues an ATM TRANSMIT command, which inserts the current channel to the ATM pace control (APC) unit. The APC unit controls the ATM traffic of the transmitter. It reads the traffic parameters of each channel and divides the total bandwidth among them. The APC unit can pace the peak cell rate, peak-and-sustain cell rate (GCRA traffic) or peak-and-minimum cell rate traffic. The APC implements up to eight priority levels for servicing real-time channels before non-real-time channels.

The transmitter ATM cell is 53–65 bytes and includes 4 bytes of ATM cell header, a 1-byte HEC, and 48 bytes of payload. The HEC is a constant taken from FDSRx[0–15] when using UTOPIA 16 and from FDSRx[8–15] when using UTOPIA 8; see [Section 29.4, “FCC Data Synchronization Registers \(FDSRx\).”](#) User-defined cells (UDC mode) include an extra header of 1–12 bytes with an optional HEC octet. Cell transfers use the UTOPIA level II, cell-level handshake.

Transmission starts when the APC schedules a channel. According to the channel code, the ATM controller reads the channel’s entry in the TCT and opens the first BD for transmission. In auto-VC-off mode, the APC automatically deactivates the current channel when no buffer is ready to transmit. In this case, a new ATM TRANSMIT command is needed for transmission of the VC to resume.

30.2.1.1 AAL5 Transmitter Overview

The transmitter reads 48 bytes from the external buffer, adds the cell header, and sends the cell through the UTOPIA interface. The transmitter adds any padding needed and appends the AAL5 trailer in the last cell of the AAL5 frame. The trailer consists of CPCS-UU+CPI, data length, and CRC-32 as defined in ITU I.363. The CPCS-UU+CPI (2-byte entry) can be specified by the user or optionally cleared by the transmitter; see [Section 30.10.2.3, “Transmit Connection Table \(TCT\).”](#) The transmitter identifies the last cell of the AAL5 message by setting the last (L) indication bit in the PTI field of the cell header. An interrupt may be generated to indicate the end of the frame.

When the transmission of the current frame ends and no additional valid buffers are in the BD table, the transmit process ends. The transmitter keeps polling the BD table every time this channel is scheduled to transmit. Note that a buffer-not-ready indication during frame transmission aborts the frame transfer.

30.2.1.2 AAL1 Transmitter Overview

The PowerQUICC II supports both structured and unstructured AAL1 formats. For the unstructured format, the transmitter reads 47 bytes from the external buffer and inserts them into the AAL1 user data field. The AAL1 PDU header, which consists of the sequence number (SN) and the sequence number protection (SNP) (CRC-3 and parity bit), is generated and inserted into the cell. The PowerQUICC II supports synchronous residual time stamp (SRTS) generation using external PLL. If this mode is enabled, the PowerQUICC II reads the SRTS code from the external logic and inserts it into four outgoing cells. See [Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”](#)

For the structured format, the transmitter reads 47 or 46 bytes from the external buffer and inserts them into the AAL1 user data field. The CP generates the AAL1 PDU header and inserts it into the cell. The header consists of the SN, SNP, and the structured pointer.

The PowerQUICC II supports partially filled cells configured on a per-VC basis. In this mode (TCT[PFM] = 1), only valid octets are copied from the buffer to the ATM cell; the rest of the cell is filled with padding octets.

30.2.1.2.1 AAL1 CES Transmitter Overview

Refer to [Section 31.2, “AAL1 CES Transmitter Overview.”](#)

30.2.1.3 AAL0 Transmitter Overview

No specific adaptation layer is provided for AAL0. The ATM controller reads a whole cell from an external buffer, which always contains exactly one AAL0 cell. The ATM controller optionally generates CRC10 on the cell payload and places it at the end of the payload (CRC10 field). AAL0 mode can be used to send OAM cells or AAL3/4 raw cells.

30.2.1.4 AAL2 Transmitter Overview

Refer to [Section 32.3.1, “Transmitter Overview.”](#)

30.2.1.5 Transmit External Rate and Internal Rate Modes

The ATM controller supports the following two rate modes:

- External rate mode—The total transmission rate is determined by the PHY transmission rate. The FCC sends cells to keep the PHY FIFOs full; the FCC inserts idle/unassign cells to maintain the transmission rate.
- Internal rate mode—The total transmission rate is determined by the FCC internal rate timers. In this mode, the FCC does not insert idle/unassign cells. The internal rate mechanism supports up to 4 different rates. Each PHY has its own FTIRR, described in [Section 30.13.4, “FCC Transmit Internal Rate Registers \(FTIRR_x\) \(FCC1 and FCC2 Only\).”](#) The FTIRR includes the initial value of the internal rate timer. A cell transmit request is sent when an internal rate timer expires. When using internal rate mode, the user assigns one of the baud-rate generators (BRGs) to clock the four internal rate timers.

30.2.2 Receiver Overview

Before the receiver is enabled, the host must initialize the PowerQUICC II and create the receive data structure described in [Section 30.10, “ATM Memory Structure.”](#) The host arranges a BD table for each ATM channel. Buffers for each connection can be statically allocated (that is, each BD in the BD table is associated with a fixed buffer location) or in the case of AAL5, can be fetched by the CP from a global free buffer pool. See [Section 30.10.5, “ATM Controller Buffer Descriptors \(BDs\).”](#)

The receiver ATM cell size is 53–65 bytes. The cell includes: 4 bytes ATM cell header, 1 byte HEC, which can be checked by setting FPSMR[HECC] (refer to [Table 30-47](#)), and 48 bytes payload. User-defined cells

(UDC mode) include an extra header of 1–12 bytes with an optional HEC octet. Cell transfers use the UTOPIA level II, cell-level handshake.

Reception starts when the PHY asserts the receive cell available signal (RxCLAV) to indicate that the PHY has a complete cell in its receive FIFO. The receiver reads a complete cell from the UTOPIA interface and translates the header address (VP/VC) to a channel code by performing an address look-up. If no matches are found, the cell is discarded and the user-network interface (UNI) statistics tables are updated. The receiver uses the channel code to read the channel parameters from the receive connection table (RCT).

30.2.2.1 AAL5 Receiver Overview

The receiver copies the 48-byte cell payload to the external buffer and calculates CRC-32 on the entire CPCS-PDU. When the last AAL5 cell arrives, the receiver checks the length, CRC-32, and CPCS-UU+CPI fields and sets the corresponding RxBD status bits. An interrupt may be generated to one of the four interrupt queues. The receiver copies the last cell to memory including the padding and the AAL5 trailer. The CPCS-UU+CPI (16-bit entry) may be read directly from the AAL5 trailer.

The ATM controller monitors the CLP and CNG state of the incoming cells. When the message is closed, these events set RxBD[CLP] and RxBD[CNG].

When no buffer is ready to receive cells (busy state), the receiver switches to hunt state and drops all cells associated with the current frame (partial packet discard). The receiver tries to open new buffers for cell reception only after the last cell of the discarded AAL5 frame arrives.

30.2.2.2 AAL1 Receiver Overview

The ATM controller supports both AAL1 structured and unstructured formats. For the unstructured format, 47 octets are copied to the current receive buffer. The AAL1 PDU header, which consists of the sequence number (SN) and the sequence number protection (SNP) (CRC-3 and parity bit), is checked. The PowerQUICC II supports SRTS clock recovery using an external PLL. In this mode, the PowerQUICC II tracks the SRTS from the four incoming cells and writes the SRTS code to external logic. See [Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”](#)

In the unstructured format, when the receive process begins, the receiver hunts for the first cell with a valid sequence number (SN field). When one arrives, the receiver leaves the hunt state and starts receiving. If an SN mismatch is detected, the receiver closes the RxBD, sets the sequence number error flag (RxBD[SNE]), and switches to hunt state, where it stays until a cell with a valid SN field is received.

For the structured format, 47 or 46 octets are copied to the current receive buffer. The AAL1 PDU header, which consists of SN and SNP, is checked and the PDU status is written to the BD.

In the structured format, when the receive process begins, the receiver hunts for the first cell with a valid structured pointer to gain synchronization. When one arrives, the receiver leaves the hunt state and starts receiving. Then the receiver opens a new buffer. The structured pointer points to the first octet of the structured block, which then becomes the first byte of the new buffer. If an SN mismatch is detected, the ATM receiver closes the current RxBD, sets RxBD[SNE], and returns to the hunt state. The receiver then waits for a cell with a valid structured pointer to regain synchronization.

The PowerQUICC II supports partially filled cells configured on a per-VC basis. In this mode (RCT[PFM] = 1), the ATM controller copies only the valid octets from the cell user data field to the buffer.

30.2.2.2.1 AAL1 CES Receiver Overview

Refer to [Section 31.3, “AAL1 CES Receiver Overview.”](#)

30.2.2.3 AAL0 Receiver Overview

For AAL0, no specific adaptation layer processing is done. The ATM controller copies the whole cell to an external buffer. Each buffer contains exactly one AAL0 cell. The ATM controller calculates and checks the CRC10 of the cell payload and sets RxBD[CRE] if a CRC error occurs. AAL0 mode can be useful for receiving OAM cells or AAL3/4 raw cells.

30.2.2.4 AAL2 Receiver Overview

Refer to [Section 32.4.1, “Receiver Overview.”](#)

30.2.3 Performance Monitoring

The ATM controller supports performance monitoring testing according to ITU I.610. When performance monitoring is enabled, the ATM controller automatically generates and terminates FMCs (forward monitoring cells) and BRCs (backward reporting cells). See [Section 30.6.6, “Performance Monitoring.”](#)

30.2.4 ABR Flow Control

When AAL5-ABR is enabled, the ATM controller implements the ATM Forum TM 4.0 available-bit-rate flow. It automatically inserts forward- and backward-RM cells into the user cell stream and adjusts the transmission rate according to the backwards RM cell feedback; see [Section 30.10.2.2.2, “AAL5-ABR Protocol-Specific RCT.”](#) The ABR flow is controlled on a per-VC basis.

30.3 ATM Pace Control (APC) Unit

The ATM pace control (APC) unit schedules the ATM channels for transmitting. While performing this task, the APC unit uses the following parameters:

- Frequency (bandwidth) of each ATM channel
- ATM traffic pacing—Peak cell rate (PCR), sustain cell rate (SCR), and minimum rate (MCR)
- Priority level—Real-time channels (CBR or VBR-RT) are scheduled at high-priority levels; non-real-time channels (VBR-NRT, ABR, UBR) are scheduled at low-priority levels. Up to eight priority levels are available.

30.3.1 APC Modes and ATM Service Types

The ATM Forum (<http://www.atmforum.com>) defines the service types described in [Table 30-1](#).

Table 30-1. ATM Service Types

Service Type	Cell Rate Pacing	Real-Time/ Non-Real-Time	Relative Priority
CBR	PCR	RT	1 (highest)
VBR-RT	PCR, SCR (peak-and-sustain)	RT	2
VBR-NRT	PCR, SCR (peak-and-sustain)	NRT	3
ABR ¹	PCR	NRT	4
UBR+	PCR, MCR (peak-and-minimum)	NRT	5
UBR	PCR	NRT	6 (lowest)

¹ When ABR flow control is active, the CP automatically adapts the APC parameters PCR, PCR_FRACTION. These parameters function as the channel's allowed cell rate (ACR).

For information about cell rate pacing, see [Section 30.3.5, “ATM Traffic Type.”](#) For information about prioritization, see [Section 30.3.6, “Determining the Priority of an ATM Channel.”](#)

30.3.2 APC Unit Scheduling Mechanism

The APC unit consists of an APC data structure in the dual-port RAM for each PHY and a special scheduling algorithm performed by the CP. Each PHY's APC data structure includes three elements: an APC parameter table, an APC priority table, and cell transmission scheduling tables for each priority level. (See [Section 30.10.4, “APC Data Structure.”](#))

Each PHY's APC parameter table holds parameters that define the priority table location, the number of priority levels, and other APC parameters. The priority table holds pointers that define the location and size of each priority level's scheduling table.

Each scheduling table is divided into time slots, as shown in [Figure 30-1](#). The user determines the number of ATM cells to be sent each time slot (cells per slot). After a channel is sent, it is removed from the current time slot and advanced to a future time slot according to the channel's assigned traffic rate (specified in time slots). The PCR parameter in the TCT, or the SCR or MCR parameters in the TCT extension (TCTE) determine the channel's actual rate.




Figure 30-1. APC Scheduling Table Mechanism

Each 2-byte time-slot entry points to one ATM channel. Additional channels scheduled to transmit in the same slot are linked to each other using the APC linked-channel field in the TCT. The linked list is not limited; however, if the number of channels for the current slot exceeds the cells per slot parameter (CPS), the extra channels are sent in subsequent time slots. (The rescheduling of extra channels is based on the original slot to maintain each channel's pace.)

Note that a channel can appear only once in the scheduling table at a given time, because each channel has only one APC linked-channel field.

30.3.3 Determining the Scheduling Table Size

The following sections describe how to determine the number of cells sent per time slot and the total number of slots needed in a scheduling table.

30.3.3.1 Determining the Cells Per Slot (CPS) in a Scheduling Table

The number of cells sent per time slot is determined by the channel with the maximum bit rate; see equation A. The maximum bit rate is achieved when a channel is rescheduled to the next slot. For example, if the line rate is 155.52 Mbps and there are eight cells per slot, equation A yields a maximum VC rate of 19.44 Mbps.

$$(A) \quad \text{Max bit rate} = \frac{\text{line rate}}{\text{cells per slot}}$$

Note that a channel can appear only once per time slot; thus, $19.44 \text{ Mbps} = 155.52 \text{ Mbps} / 8$.

The cells per slot parameter (CPS) affects the cell delay variation (CDV). Because the APC unit does not put cells in a definite order within each time slot (LIFO—last-in/first-out implementation), as CPS increases, the CDV increases. However as CPS decreases, the size of the scheduling table in the dual-port RAM increases and more CPM bandwidth is required.

30.3.3.2 Determining the Number of Slots in a Scheduling Table

The number of time slots in a scheduling table is determined by the channel with the minimum bit rate; see equation B. The minimum bit rate is achieved when the channel reschedules only once in a whole table scan. (The maximum schedule advance allowed is equal to $\text{number_of_slots} - 1$.) For example, if the line rate is 155.52 Mbps, the minimum bit rate is 32 kbps and the CPS is 4, then, according to equation B, the number of slots should be 1,216.

NOTE

The following APC configuration is not recommended for values outside the following ranges (PCR = peak cell rate, PCRFR = peak cell rate fraction, NOS = number of slots):

$$\text{PCR} = 1 \text{ and } \text{PCRFR} = 0$$

$$\text{PCR} = \text{NOS} - 1 \text{ and } \text{PCRFR} = 0$$

$$(B) \quad \text{Min bit rate} = \frac{\text{line rate}}{(\text{number_of_slots} - 1) \times \text{cells per slot}}$$

For the above example, $32 \text{ kbps} = 155.52 \text{ Mbps} / ((1216 - 1) \times 4)$.

Use equations (A) and (B) to obtain the maximum and minimum bit rates of a scheduling table. For example, given a line rate = 155.52 Mbps, number_of_slots = 1025, and CPS = 8:

$$\text{Max bit rate} = (155.52 \text{ Mbps}) / 8 = 19.44 \text{ Mbps}$$

$$\text{Min bit rate} = (155.52 \text{ Mbps}) / (1024 \times 8) = 18.98 \text{ kbps.}$$

30.3.4 Determining the Time-Slot Scheduling Rate of a Channel

The time-slot scheduling rate of each ATM channel is defined by equation C. The resulting number of APC slots is written in either TCT[PCR], TCTE[SCR] or TCTE[MCR], depending on the traffic type.

$$(C) \quad \text{Rate [slots]} = \frac{\text{line rate [bps]}}{\text{VC rate [bps]} \times \text{cells per slot}}$$

30.3.5 ATM Traffic Type

The APC uses the cell rate pacing parameters (PCR, SCR, and MCR) to generate CBR, VBR, ABR, UBR+, and UBR traffic. The user determines the kind of traffic that is generated per VC by writing to TCT[ATT] (ATM traffic type); see [Section 30.10.2.3, “Transmit Connection Table \(TCT\).”](#)

30.3.5.1 Peak Cell Rate Traffic Type

When the peak cell rate traffic type is selected, the APC schedules channels to transmit according to the PCR and PCR_FRACTION traffic parameters. Other traffic parameters do not apply to this traffic type.

30.3.5.2 Determining the PCR Traffic Type Parameters

Suppose a VC uses 15.66 Mbps of the total 155.52 Mbps and CPS = 8. Equation C yields:

$$\text{PCR [slots]} = (155.52 \text{ Mbps}) / (15.66 \text{ Mbps} \times 8) = 1.241$$

The resulting number of slots is written into TCT[PCR] and TCT[PCR_FRACTION]. Because PCR_FRACTION is in units of 1/256 slots, the fraction must be converted as follows:

$$1.241 = 1 + 0.241 \times 256 / 256 = 1 + 61.79 / 256 \sim 1 + 62 / 256$$

$$\text{PCR} = 1 \quad \text{PCR_FRACTION} = 62$$

30.3.5.3 Peak and Sustain Traffic Type (VBR)

Variable bit rate (VBR) traffic can burst at the peak cell rate as long as the long-term average rate does not exceed the sustainable cell rate. To support VBR channels, the APC implements the GCRA (generic cell rate algorithm) using three parameters—the peak cell rate (PCR), the sustained cell rate (SCR), and burst tolerance (BT), as shown in [Figure 30-2](#). (The GCRA is also known as the leaky bucket algorithm.)




Figure 30-2. VBR Pacing Using the GCRA (Leaky Bucket Algorithm)

When a VBR channel is activated, it bursts at the peak cell rate (PCR) until reaching its initial burst tolerance (BT), which is the buffer length the network allocated for this VC. When the burst limit is reached, the APC reduces the VC's scheduling rate to the sustained cell rate (SCR). The VC continues sending at SCR as long as TxBDs are ready. However, as each SCR time allotment elapses with no TxBD ready to send, the APC grants the VC a credit for bursting at the peak cell rate (PCR). (Gaining credit implies that the buffer at the switch is not full and can tolerate a burst transmission.) If a TxBD becomes ready, the APC schedules the VC to burst at the PCR as long as credit remains. When the burst credit ends (the network's UPC leaky bucket reaches its limit), the APC schedules the VC according to SCR.

30.3.5.3.1 Example for Using VBR Traffic Parameters

Suppose the traffic parameters of a VBR channel are PCR = 6 Mbps, SCR = 2 Mbps, MBS (maximum burst size) = 1000 cells, and CPS = 8.

Equation C (see [Section 30.3.4, "Determining the Time-Slot Scheduling Rate of a Channel"](#)) yields the APC parameters, PCR, PCR_FRACTION, SCR, and SCR_FRACTION, which the user writes to the channel's TCT.

$$\text{PCR [slots]} = (155.52 \text{ Mbps}) / (6 \text{ Mbps} \times 8) = 3.24$$

$$3.24 = 3 + 0.24 \times 256/256 = 3 + 61.44/256 \sim 3 + 62/256$$

$$\text{PCR} = 3 \quad \text{PCR_FRACTION} = 62$$

$$\text{SCR [slots]} = (155.52 \text{ Mbps}) / (2 \text{ Mbps} \times 8) = 9.72$$

$$9.72 = 9 + (0.72 \times 256/256) = 9 + 184.32/256 \sim 9 + 185/256$$

$$\text{SCR} = 9 \quad \text{SCR_FRACTION} = 185$$

Equation D yields the number of slots the user writes to the channel's TCT[BT].

$$\begin{aligned}
 \text{(D)} \quad \text{BT [slots]} &= (\text{MBS[cells]} - 2) \times (\text{SCR[slots]} - \text{PCR[slots]}) + \text{SCR[slots]} \\
 &= (1000 - 2) \times ((9+185/256) - (3+62/256)) + (9 + 185/256) \\
 &= 6477
 \end{aligned}$$

30.3.5.3.2 Handling the Cell Loss Priority (CLP)—VBR Type 1 and 2

The PowerQUICC II supports two ways to schedule VBR traffic based on the cell loss priority (CLP). When TCTE[VBR2] is cleared, CLP_{0+1} cells are scheduled by PCR or SCR according to the GCRA state. When TCTE[VBR2] is set, CLP_0 cells are still scheduled by PCR or SCR according to the GCRA state, but CLP_1 cells are always scheduled by PCR. See [Section 30.10.2.3.6, “VBR Protocol-Specific TCTE.”](#)

30.3.5.4 Peak and Minimum Cell Rate Traffic Type (UBR+)

To support UBR+ channels, the APC schedules transmission according to PCR and MCR. For each priority level, the APC maintains a parameter that monitors the traffic load measured as the time-slot delay between the service pointer (pointing to the current time slot waiting transmission) and a real-time slot pointer. If the transmission delay is greater than MDA (maximum delay allowed), the APC begins scheduling channels according to the MCR parameter. If the delay, however, drops below MDA, the APC again schedules channels according to the PCR. Note that in order to guarantee a minimum cell rate for UBR+ channels, there must be enough bandwidth to simultaneously send all possible channels at the MCR. See [Section 30.10.2.3.7, “UBR+ Protocol-Specific TCTE.”](#)

30.3.6 Determining the Priority of an ATM Channel

The priority mechanism is implemented by adding priority table levels, which point to separate scheduling tables; see [Section 30.10.4, “APC Data Structure.”](#) The APC flow control services the APC_LEVEL1 slots first. If there are no cells to send, the APC goes to the next priority level. The APC has up to eight priority levels with APC_LEVEL8 being the lowest. The user specifies the priority of an ATM channel when issuing the ATM TRANSMIT command; see [Section 30.14, “ATM Transmit Command.”](#)

The real-time channels, CBR and VBR-RT, should be inserted in APC_LEVEL1; non-real-time channels, VBR-NRT, ABR, and UBR should be inserted in lower priority levels.

30.4 VCI/VPI Address Lookup Mechanism

The PowerQUICC II supports two ways to look up addresses for incoming cells:

- External CAM lookup
- Address compression

Writing to GMODE[ALM] (address-lookup-mechanism bit) in the parameter RAM selects the mechanism. Both mechanisms are described in the following sections.

30.4.1 External CAM Lookup

An external CAM is usually used when the range of VCI/VPI values varies widely or is unknown. Clearing GMODE[ALM] selects the external CAM address lookup mechanism. If there is no match in the external CAM, the cell is considered a misinserted cell. The external CAM can point to internal or external channels (channels whose connection table resides in external memory). The CAM input, shown in Figure 30-3, is the 32-bit cell address: PHY address, GFC + VPI, and VCI.

NOTE

The bus atomicity mechanism for CAM accesses may not function correctly when the CPM performs a DMA access to an external CAM device. This only impacts systems in which multiple CPMs will access the CAM.




Figure 30-3. External CAM Data Input Fields

The output of the CAM, shown in Figure 30-4, is a 32-bit entry (16-bit channel code and a match-status bit).




Figure 30-4. External CAM Output Fields

The external CAM fields are described in Table 30-2.

Table 30-2. External CAM Input and Output Field Descriptions

Field	Description
PHY Addr	In multiple PHY mode, this field contains the 4 least-significant bits of the current channel's physical address. Because this CAM comparison field is limited to 4 bits, two CAM devices are needed if using more than 16 PHYs. The msb of the PHY address (bit 4) selects between the two devices. If the msb is zero, the CP accesses the CAM whose address is written in the EXT_CAM_BASE parameter in the parameter RAM; if the msb is set, the CP uses EXT_CAM1_BASE. See Section 16.4.1, "CMX UTOPIA Address Register (CMXUAR)." In single PHY mode, clear this field.
GFC+VPI, VCI	The GFC, VPI, and VCI of the current channel.
Ch Code	Pointer to internal or external connection table.
—	Reserved, should be cleared.
MS	Match status. 0 Match was found. 1 Match was not found.

30.4.2 Address Compression

The address compression mechanism uses two levels of address translation to help minimize the memory space needed to cover the available address range. The first level of translation (VP-level) uses a look-up table based on the 4-bit PHY address and the 12-bit virtual path identifier; the second level (VC-level) uses the 16-bit virtual channel identifier. If there is no match during address compression, the cell is considered a misinserted cell.

During the VP-level translation, VP_MASK in the ATM parameter RAM compresses an incoming cell's PHY address and VPI to create an index into the VP-level table. The VP-level table entry consists of another mask (VC_MASK) and a pointer to one of the VC-level tables (VCOFFSET). Note that the VP table should reside in the dual-port RAM.

In the VC-level translation, the VCI is compressed with the VC_MASK to generate a pointer to the VC-level table entry containing the received cell's channel code. The VC table should reside in external memory.

Figure 30-5 shows an example of address compression.




Figure 30-5. Address Compression Mechanism

Figure 30-5 shows VP_MASK selecting five VPI bits to index the VP-level table. The VP-level table entry contains the 16-bit mask (VC_MASK) and the VC-level table offset (VCOFFSET) for the next level of address mapping. The VC_MASK selects VCI bits 4–10, which is used with VCT_BASE and VCOFFSET

to indicate the received cell’s channel code. Address compression field descriptions are shown in [Table 30-3](#).

Table 30-3. Field Descriptions for Address Compression

Field	Description
PHY Addr	In multiple PHY mode, this field contains the 4 least-significant bits of the current channel’s physical address. Because this comparison field is limited to 4 bits, two sets of look-up tables are needed if using more than 16 PHYs. The msb of the PHY address (bit 4) selects between the two sets of tables. If the msb is zero, the CP accesses the tables at VPT_BASE and VCT_BASE; if the msb is set, the CP uses VPT1_BASE and VCT1_BASE. See Section 16.4.1, “CMX UTOPIA Address Register (CMXUAR)” . In single PHY mode, clear this field.
VCI, VPI	The VCI and VPI of the current channel.
Ch Code	Pointer to internal or external connection table.
—	Reserved, should be cleared.
MS	Match status. 0 Match was found. 1 Match was not found.

30.4.2.1 VP-Level Address Compression Table (VPLT)

The size of the VP-level table depends on the number of mask bits in VP_MASK. For example, if only one PHY is available (PHY address = 0) and VPMASK = 0b11_1111_1111, VP pointer contains ten bits and the table is 4 Kbytes. Because each VPLT entry is 4 bytes, the address of an entry is VPT_BASE + VP pointer × 4.

Each VPLT entry has two parameters:

- VC_MASK—A 16-bit VC-level mask for masking the incoming cell’s VCI
- VCOFFSET—A 16-bit VC-level table offset from VC_BASE that points to the appropriate VC-level table’s (VCLT) starting address. The address of the VCLT is VC_BASE + VCOFFSET × 4.

If the VCLTs are to be placed contiguously in memory, each table’s VCOFFSET depends on the size of preceding tables. Each table’s size depends on the number of ones in VC_MASK.

[Figure 30-6](#) gives the general formula for determining VCOFFSET.

General formula: $VCOFFSET_{(n+1)} = VCOFFSET_n + 2^{(\text{number of ones in } VC_MASK_n)}$
--

Figure 30-6. General VCOFFSET Formula for Contiguous VCLTs

[Table 30-4](#) shows example VCOFFSET calculations for a VP-level table with four entries.

Table 30-4. VCOFFSET Calculation Examples for Contiguous VCLTs

VP-Level Table Entry	VC_MASK	Number of Ones in VC_MASK	VC-Level Table Size	VCOFFSET
0	0x0237	6	$2^6 = 64$ entries	0
1	0x0230	3	$2^3 = 8$ entries	64

Table 30-4. VCOFFSET Calculation Examples for Contiguous VCLTs

VP-Level Table Entry	VC_MASK	Number of Ones in VC_MASK	VC-Level Table Size	VCOFFSET
2	0xA007	5	2 ⁵ = 32 entries	64 + 8 = 72
3	x	x	x	72 + 32 = 104

The PowerQUICC II can check that all unallocated bits of the PHY + VPI are 0 by setting GMODE[CUAB] (check unallocated bits) in the parameter RAM. If they are not, the cell is considered a misinserted cell.

Table 30-5 gives an example of VP-level table entry address calculation.

Table 30-5. VP-Level Table Entry Address Calculation Example

VPT_BASE	VP-Level Table Size	VP_MASK	Phy+VPI	VP Pointer	VP Entry Address
0x0024_0000	64 entries	0x0237	0x0011	0x09	VP Base = 0x240000 0x09 x 4 = 0x000024 0x240024

Figure 30-7 shows the VP pointer address compression from Table 30-5.




Figure 30-7. VP Pointer Address Compression

30.4.2.2 VC-Level Address Compression Tables (VCLTs)

Each VPLT entry points to a single VCLT. Like the VPLT, the size of each VCLT depends on VC_MASK. Because the VCLT contains word entries, if VC_MASK = 0b11_1111_1111, the table is 4 Kbytes. The address of an entry in this table is VCT_BASE + VCOFFSET × 4 + VCpointer × 4.

The PowerQUICC II can check that all unallocated VCI bits are 0 by setting GMODE[CUAB] (check unallocated bits). If they are not, the cell is considered a misinserted cell.

An example of VC-level table entry address calculation is shown in Table 30-6. Note that VCOFFSET is assumed to be 0x100 for this example.

Table 30-6. VC-Level Table Entry Address Calculation Example

VCT_BASE	VCOffset	VC-Level Table Size	VC_MASK	VCI	VC Pointer	VC Entry Address
0x0084_0000	0x0100	32 entries	0x0037	0x0031	0x19	VC Base = 0x840000 0x100 x 4 = 0x000400 0x19 x 4 = <u>0x000064</u> 0x840464

Figure 30-8 shows the VC pointer address compression from Table 30-6.




Figure 30-8. VC Pointer Address Compression

30.4.3 Misinserted Cells

If the address lookup mechanism cannot find a match (MS=1), the cell is discarded and ATM layer statistics are updated, as described in Section 30.8, “ATM Layer Statistics.”

30.4.4 Receive Raw Cell Queue

Channel one in the RCT is reserved as a raw cell queue. The user should program channel one to operate in AAL0 protocol. The receive raw cell queue is used for removing management cells from the regular cell flow to the host. When a management cell is sent to the receive raw cell queue, the CP sets RxBBD[OAM]. The ALL0 BD specifies the channel code associated with the current OAM cell.

The following are optionally removed from the regular flow and sent to the raw cell queue:

- Segment F5 OAM (PTI = 0b100). To enable F5 segment filtering, set RCT[SEGF].
- End-to-end F5 OAM (PTI = 0b101). To enable F5 end-to-end filtering, set RCT[ENDF].
- RM cells (PTI = 0b110). When ABR flow is enabled the cells are terminated internally; otherwise, they are sent to the raw cell queue.
- Reserved PTI value (PTI = 0b111). Always sent to the raw cell queue.
- VCI value: 3, 4, 6, 7–15. To enable VCI filtering set the associated bit in the VCIF entry in the parameter RAM.

Figure 30-9 shows a flowchart of the ATM cell flow.




Figure 30-9. ATM Address Recognition Flowchart

NOTE

Even reserved VCI channels should appear in the CAM or address compression tables; otherwise, a cell on a reserved channel will be considered misinserted.

30.5 Available Bit Rate (ABR) Flow Control

While CBR service provides a fixed bandwidth and is useful for real-time applications with strictly bounded end-to-end cell transfer delay and cell-delay variation, ABR service is intended for data applications that can adapt to time-varying bandwidth and can tolerate significant cell transfer delay and cell delay variation. The PowerQUICC II implements the two following mechanisms defined by the ATM Forum TM 4.0 rate-based flow control.

- Explicit forward congestion indication (EFCI). The network supplies binary indication of whether congestion occurred along the connection path. This information is carried in the PTI field of the ATM cell header (similar to that used in frame relay). The source initially clears each ATM cell's EFCI bit, but as the cell passes through the connection, any congested node can set it. The PowerQUICC II detects this indication and sets the congestion indication (CI) bit in the next backwards RM cell to signal the source end station to reduce its transmission rate.
- Explicit rate (ER) feedback. The network carries explicit bandwidth information, to allow the source to adjust its rate. The source sends forward RM cells specifying its chosen transmit rate (source ER). A congested switch along the network may decrease ER to the exact rate it can

support. The destination receives forward RM cells and returns them to the source as backward RM cells. The PowerQUICC II implements source behavior by adjusting the rate according to each returning backward RM cell's ER.

Explicit rate feedback has several advantages over binary feedback (EFCI). Explicit rate feedback allows immediate source rate adaptation, eliminating rate oscillation caused by incremental rate changes. Using the information in RM cells, the network can allocate bandwidth evenly among active ABR channels.

30.5.1 The ABR Model

Figure 30-10 shows the PowerQUICC II's ABR model.




Figure 30-10. PowerQUICC II's ABR Basic Model

The PowerQUICC II ABR flow control implements both source and destination behavior. The PowerQUICC II's ABR flowchart is described in [Section 30.5.1.3, "ABR Flowcharts."](#)

30.5.1.1 ABR Flow Control Source End-System Behavior

The PowerQUICC II's implementation of ABR flow control for end-system sources is described in the following steps:

1. An ABR channel's allowed cell rate (ACR) lies between the minimum cell rate (MCR) and the peak cell rate (PCR).
2. ACR is initialized to the initial cell rate (ICR).
3. An F-RM (Forward-RM) cell is sent for every Nrm data cell sent. If more than Mrm cells are sent and the time elapsed since the last F-RM exceeds Trm, an F-RM cell is sent.
4. When sending an F-RM cell, the current ACR is written in the CCR (current cell rate) field of the RM cell.
5. When B-RM (backward-RM) cell is received with CI = 1 (congestion indication), ACR is reduced by $ACR \times RDF$ (rate decrease factor). After the reduction, the new ACR is determined first by letting ACRtemp be the min of (ACR, ER), and then taking the max of (ACRtemp, MCR).
6. When B-RM is received with CI=0 and NI=0 (no increase), ACR is increased by $RIF \times PCR$ (rate increase factor). The new ACR is determined first by letting ACRtemp be the min of (ACR, ER), and then taking the max of (ACRtemp, MCR).

7. Before sending an F-RM cell, if more than ADTF (ACR decrease time factor) has elapsed since sending the last F-RM cell, ACR is reduced to ICR. In other words, if the source does not fully use its gained bandwidth, it loses it and resumes sending at its initial cell rate.
8. Before sending an F-RM cell and after action 7, if more than Crm F-RM cells were sent since the last B-RM cell was received with BN=0 (backward notification), the ACR is reduced by $ACR \times CDF$ (cutoff decrease factor).
9. A source whose ACR is less than the tag cell rate (TCR) sends out-of-rate cells at the TCR. This behavior is intended for sources whose rates were set to zero by the network. These sources should periodically sense the network state by sending out-of-rate RM cells. In this case data cells will not be sent.
10. An RM cell with an incorrect CRC10 is discarded and the UNI statistics tables are updated.

30.5.1.2 ABR Flow Control Destination End-System Behavior

The PowerQUICC II's implementation of ABR flow control for end-system destinations is described in the following steps:

1. A received F-RM cell is turned around and sent as a B-RM cells.
2. The DIR field of the received F-RM cell is changed from 0 to 1 (backward DIR).
3. The CCR and MCR fields are taken from the F-RM and is not changed.
4. The CI bit of the B-RM cell is set if the previous data cell arrived with EFCI = 1 (congestion bit in the ATM cell header).
5. The ER field of the turn around B-RM cells is limited by TCTE[ER-BRM].
6. If a F-RM cell arrives before the previous F-RM cell was turned around (for the same connection), the new RM cell overwrites the old RM cell.

30.5.1.3 ABR Flowcharts

The PowerQUICC II's ABR transmit and receive flow control is described in the following flowcharts. See [Figure 30-11](#), [Figure 30-12](#), [Figure 30-13](#), and [Figure 30-14](#).




Figure 30-11. ABR Transmit Flow




Figure 30-12. ABR Transmit Flow (Continued)




Figure 30-13. ABR Transmit Flow (Continued)




Figure 30-14. ABR Receive Flow

30.5.2 RM Cell Structure

Table 30-7 describes the structure of the RM cell supported by the PowerQUICC II. For more information, see the ABR flow-control traffic management specification (TM 4.0) on the ATM Forum website.

Table 30-7. Fields and their Positions in RM Cells

Fields	Octet	Bits	Description	Value
Header	1–5	All	ATM cell header	RM-VCC PTI=6
ID	6	All	Protocol ID	1
DIR	7	0	Direction of RM cell (0 = forward, 1 = backward)	
BN	7	1	Backward notification (BN = 0, the cell was generated by the source; BN=1, the cell was generated by the network or by the destination)	
CI	7	2	Congestion indication. (1 = congestion, 0 = otherwise)	
NI	7	3	No increase indication. (1 = no increase allowed, 0 = otherwise)	
RA	7	4	Not used (ATM Forum ABR)	0
—	7	5-7	Reserved, should be cleared.	0
ER	8–9	All	Explicit rate; see Section 30.5.2.1	
CCR	10–11	All	Current cell rate; see Section 30.5.2.1	
MCR	12–13	All	Minimum cell rate; see Section 30.5.2.1	
QL	14–17	All	Not used (ATM Forum ABR)	0
SN	18–21	All	Not used (ATM Forum ABR)	0
—	22–51	All	Reserved, should be cleared.	0x6A for each byte
—	52	0–5	Reserved, should be cleared.	0
CRC-10	52	6–7	CRC-10	
	53	All		

30.5.2.1 RM Cell Rate Representation

Rates in the RM cells are represented in a binary floating-point format using a 5-bit exponent (e), a 9-bit mantissa (m), and a 1-bit nonzero flag (nz), as shown in [Figure 30-15](#).




Figure 30-15. Rate Format for RM Cells

The rate (in cells/second) is calculated as in [Figure 30-16](#).

$$\text{Rate} = \left[2^e \times \left(1 + \frac{m}{512} \right) \right] \times nz$$

Figure 30-16. Rate Formula for RM Cells

Initialize the traffic parameters (ER, MCR, PCR, or ICR) in the ABR protocol-specific connection tables using the rate formula in [Figure 30-16](#).

30.5.3 ABR Flow Control Setup

Follow these steps to setup ABR flow control:

1. Initialize the ABR data structure: RCT, TCT, RCT-ABR protocol-specific, TCTE-ABR protocol-specific.
2. Initialize ABR global parameters in the parameter RAM. See [Section 30.10.1, “Parameter RAM.”](#)
3. Program the AAL-type in the RCT and TCT to AAL5 and set TCT[ABRF].

NOTE

ABR flow control is available only with AAL5.

4. The time stamp timer generates the RM cell’s time stamp, which the ABR flow control monitors to maintain source behavior in steps #3 and #7 of [Section 30.5.1.1, “ABR Flow Control Source End-System Behavior.”](#) Enable the time stamp timer by writing to the RTSCR; see [Section 14.3.8, “RISC Time-Stamp Control Register \(RTSCR\).”](#)
5. Initialize the ABR parameters (CPS_ABR and LINE_RATE_ABR) in the APCT; see [Section 30.10.4.1, “APC Parameter Tables.”](#) Note that when using ABR, the CPS (cells per slot) parameter in the APCPT should be a power of two.
6. Finally, send the ATM TRANSMIT command to restart channel transmission.

30.6 OAM Support

This section describes the PowerQUICC II’s support for ATM-layer (F4 out-of-band, and F5 in-band) operations and maintenance (OAM) of connections. Alarm surveillance, continuity checking, remote defect indication, and loopback cells are supported using OAM receive and transmit AAL0 cell queues. Using dedicated support, performance management block tests can be performed on up to 64 connections simultaneously. The CP automatically inserts forward monitoring cells (FMC) and generates backward-reporting cells (BRC) as recommended by ITU I.610.

30.6.1 ATM-Layer OAM Definitions

[Table 30-8](#) lists pre-assigned header values at the user-network interface (UNI).

Table 30-8. Pre-Assigned Header Values at the UNI

Use	GFC	VPI	VCI	PTI	CLP
Segment OAM F4 flow cell	xxxx	aaaa_aaaa	0000_0000_0000_0011	0a0	a
End-to-end OAM F4 flow cell	xxxx	aaaa_aaaa	0000_0000_0000_0100	0a0	a
Segment OAM F5 flow cell	xxxx	aaaa_aaaa	aaaa_aaaa_aaaa_aaaa	100	a
End-to-end OAM F5 flow cell	xxxx	aaaa_aaaa	aaaa_aaaa_aaaa_aaaa	101	a

a = available for use by the appropriate ATM layer function

[Table 30-9](#) lists pre-assigned header values at the network-node interface (NNI).

Table 30-9. Pre-Assigned Header Values at the NNI

Use	VPI	VCI	PTI	CLP
Segment OAM F4 flow cell	aaaa_aaaa_aaaa	0000_0000_0000_0011	0a0	a
End-to-end OAM F4 flow cell	aaaa_aaaa_aaaa	0000_0000_0000_0100	0a0	a
Segment OAM F5 flow cell	aaaa_aaaa_aaaa	aaaa_aaaa_aaaa_aaaa	100	a
End-to-end OAM F5 flow cell	aaaa_aaaa_aaaa	aaaa_aaaa_aaaa_aaaa	101	a

a= available for use by the appropriate ATM layer function

30.6.2 Virtual Path (F4) Flow Mechanism

The F4 flow is designated by pre-assigned virtual channel identifiers within the virtual path. The following two kinds of F4 flows can exist simultaneously:

- End-to-end (identified as VCI 4)—This flow is used for end-to-end VPC operations communications. Cells inserted into this flow can be removed only by the endpoints of the virtual path.
- Segment (identified as VCI 3)—This flow is used for communicating operations information within one VPC link or among multiple interconnected VPC links. The concatenation of VPC links is called a VPC segment. Cells inserted into this flow can be removed only by the segment endpoints, which must remove these cells to prevent confusion in adjacent segments.

30.6.3 Virtual Channel (F5) Flow Mechanism

The F5 flow is designated by pre-assigned payload type identifiers. The following two kinds of F5 flow can exist simultaneously:

- End-to-end (identified by PTI = 5)—This flow is used for end-to-end VCC operations communications. Cells inserted into this flow can be removed only by VC endpoints.
- Segment (identified by PTI = 4)—This flow is used for communicating operations information with the bound of one VCC link or multiple interconnected VCC links. A concatenation of VCC links is called a VCC segment. Segment endpoints must remove these cells to prevent confusion in adjacent segments.

30.6.4 Receiving OAM F4 or F5 Cells

OAM F4/F5 flow cells are received using the raw cell queue, described in [Section 30.4.4, “Receive Raw Cell Queue.”](#) An F4/F5 OAM cell which does not appear in the CAM or address compression tables is considered a misinserted cell.

30.6.5 Transmitting OAM F4 or F5 Cells

OAM F4/F5 flow cells are sent using the usual AAL0 transmit flow. For OAM F4/F5 cell transmission, program channel one in the TCT to operate in AAL0 mode. Enable the CR10 (CRC-10 insertion) mode as described in [Section 30.10.2.3.3, “AAL0 Protocol-Specific TCT.”](#) Prepare the OAM F4/F5 flow cell and

insert it in an AAL0 TxBD. Finally, issue a ATM TRANSMIT command to send the OAM cell. For multiple PHYs, use several AAL0 channels—each PHY should have one transmit raw cell queue that is associated with its scheduling table.

A series of OAM cells can be sent using one ATM TRANSMIT command by creating a table of AAL0 TxBDs. If the channel’s TCT[AVCF] (auto VC off) is set, the transmitter automatically removes it from the APC (that is, it does not generate periodic transmit requests for this channel after all AAL0 BDs are processed).

30.6.6 Performance Monitoring

A connection’s performance is monitored by inspecting blocks of cells (delimited by forward monitoring cells) sent between connection or segment endpoints. Each FMC contains statistics about the immediately preceding block of cells. When an endpoint receives an FMC, it adds the statistics generated locally across the same block to produce a backward reporting cell (BRC), which is then returned to the opposite endpoint.

The PowerQUICC II can run up to 64 bidirectional block tests simultaneously. When a bidirectional test is run, FMCs are generated for one direction and checked for the opposite.

Figure 30-17 shows the FMC and BRC cell structure.




Figure 30-17. Performance Monitoring Cell Structure (FMCs and BRCs)

Table 30-10 describes performance monitoring cell fields.

Table 30-10. Performance Monitoring Cell Fields

Field	Description	BRC	FMC
MCSN	Monitoring cell sequence number. The sequence number of the performance monitoring cell (modulo 256).	Yes	Yes
TUC ₀₊₁	Total user cell 0+1 count. Counts all user cells (modulo 65,536) sent before the FMC was inserted.	Yes	Yes
TUC ₀	Total user cell 0 count. Counts CLP = 0 user cells (modulo 65,536) sent before the FMC was inserted.	Yes	Yes
TSTP	Time stamp. Used to indicate when the cell was inserted.	Yes	Yes
BEDC ₀₊₁	Block error detection code. Even parity over the payload of the block of user cells sent since the last FMC.	No	Yes
TRCC ₀	Total received cell count 0. Counts CLP=0 user cells (modulo 65,536) received before the FMC was received.	Yes	No
BLER	Block error result. Counts error parity bits detected by the BEDC of the received FMC.	Yes	No
TRCC ₀₊₁	Total received cell count 0+1. Counts all user cells (modulo 65,536) received before the FMC was received.	Yes	No

30.6.6.1 Running a Performance Block Test

For bidirectional PM block tests, FMCs are monitored at the receive side and generated at the transmit side. The following setup is required to run a bidirectional PM block test on an active VCC:

1. Assign one of the available 64 performance monitoring tables by writing to both RCT[PMT] and TCT[PMT] and initializing the one chosen. See [Section 30.10.3, “OAM Performance Monitoring Tables.”](#)
2. For PM F5 segment termination set RCT[SEGF]; for PM F5 end-to-end termination set RCT[ENDF].
3. Finally, set the channel’s RCT[PM] and TCT[PM] and the receive raw cell’s RCT[PM].

For unidirectional PM block tests:

- For PM block monitoring only, set only the RCT fields above.
- For PM block generation only, set only the TCT fields above.

To run a block test on a VPC, assign all the VCCs of the tested VPC to the same performance monitoring table. Configure RCT[PMT] and TCT[PMT] to specify the performance monitoring table associated with each F4 channel.

30.6.6.2 PM Block Monitoring

PM block monitoring is done by the receiver. After initialization (see Section 30.6.6.1), whenever a cell is received for a VCC or VPC, the TRCC counters are incremented and the BEDC is calculated. When an FMC is received, the CP adds the BRC fields into the cell payload (TRCC₀, TRCC₀₊₁, BLER) and transfers the cell to the receive raw cell queue. The user can monitor the BRC cell results and transfer the cell to the transmit raw cell queue.

Before the BRC is transferred to the transmit raw cell queue, the PM function type should be changed to backward reporting and additional checking should be done regarding the BLER field. If the sequence numbers (MCSN) of the last two FMCs are not sequential or the differences between the last two TUCs and the last two TRCCs are not equal, BLER should be set to all ones (see the ITU I.610 recommendation).

NOTE

TRCCs are free-running counters (modulo 65,536) that count user cells received. The total received cells of a particular block is the difference between TRCC values of two consecutive BRC cells. TRCC values are taken from a VC's performance monitoring table.

30.6.6.3 PM Block Generation

The transmitter generates the PM block. Each time the transmitted cell count parameter (TCC) in the performance monitoring table reaches zero, the CP inserts an FMC into the user cell stream. The CP copies the FMC header, SN-FMC, TUC_{0+1} , TUC_0 , $BEDC_{0+1}$ -Tx from the performance monitoring table and inserts them into the FMC payload. The TSTP value (FMC time stamp field) is taken from the PowerQUICC II time stamp timer; see [Section 14.3.8, "RISC Time-Stamp Control Register \(RTSCR\)."](#)

The TUCs are free-running counters (modulo 65,536) that count transmitted user cells. The total transmitted cells of a particular block is the difference between TUC values of two consecutive FMCs. The BEDC (BIP-16, bit interleaved parity) calculation is done on the payload of all user cells of the current tested block. The performance monitoring block can range from 1 to 2K cells, as specified in the BLKSIZE parameter in the performance monitoring table; see [Section 30.10.3, "OAM Performance Monitoring Tables."](#)

In [Figure 30-18](#), the performance monitoring block size is 512 cells. For every 512 user cells sent, the ATM controller automatically inserts an FMC into the regular cell stream as defined in ITU I.610. When an FMC is received, the ATM controller adds the BRC fields to the cell payload and sends the cell to the raw cell queue. The user can monitor the BRC cell results and transfer the cell to the transmit raw cell queue.




Figure 30-18. FMC, BRC Insertion

30.6.6.4 BRC Performance Calculations

BRC reception uses the regular AAL0 raw cell queue. On receiving two consecutive BRC cells, the management layer can calculate the following:

- The difference between two TUCs (N_t)
- The difference between two TRCCs (N_r)

Information about the connection can be gained by comparing N_t and N_r :

- If $N_t > N_r$, the difference indicates the number of lost cells of this block test.
- If $N_t < N_r$, the difference indicates the number of misinserted cells of this block test.
- When $N_t = N_r$, no cells are lost or misinserted.

30.7 User-Defined Cells (UDC)

Typical ATM cells are 53 bytes long and consist of a 4-byte header, 1-byte HEC, and 48-byte payload. The PowerQUICC II also supports user-defined cells with up to 12 bytes of extra header fields for internal information for switching applications. This choice is made during initialization by writing to the FPSMR; see [Section 30.13.2, “FCC Protocol-Specific Mode Register \(FPSMR\).”](#) As shown in [Figure 30-19](#), the extra header size can vary between 1 to 12 bytes (byte resolution) and the HEC octet is optional.




Figure 30-19. Format of User-Defined Cells

For AAL5 and AAL1 CES the extra header is taken from the Rx and Tx BDs. The transmitter reads the extra header from the UDC TxBD and adds it to each ATM cell associated with the current buffer. At the receive side, the extra header of the last cell in the current buffer is written to the UDC RxBD.

For AAL0 the extra header is attached to the regular ATM cell in the buffer. The transmitter reads the extra header and the ATM cell from the buffer. The receiver writes the extra header and the regular ATM cell to the buffer.

30.7.1 UDC Extended Address Mode (UEAD)

For external CAM accesses, the UDC extra header can be used to supply extra routing information; see [Figure 30-20](#). If $GMODE[UEAD] = 1$, two bytes of the UDC header are used as extensions to the ATM address and the CAM match cycle performs a double-word access. $UEAD_OFFSET$ in the parameter RAM determines the offset from the beginning of the UDC extra header to the UEAD entry. The offset should be half-word aligned (even address). See [Section 30.10.1, “Parameter RAM.”](#)




Figure 30-20. External CAM Address in UDC Extended Address Mode

30.8 ATM Layer Statistics

ATM layer statistics can be used to identify problems, such as the line-bit error rate, that affect the UNI performance. Statistics are kept in three 16-bit wrap-around counters:

- UTOPIA error dropped cells count—Counts cells discarded due to UTOPIA errors: Rx parity errors and short or long cells.
- Misinserted dropped cell count—Counts cells discarded due to address look-up failure.
- CRC10 error dropped cell count—Counts cells discarded due to CRC10 errors. (ABR only).

Counters are implemented in the dual-port RAM for each PHY device. The counters of each PHY are located in the UNI statistics table, described in [Section 30.10.7, “UNI Statistics Table.”](#)

30.9 ATM-to-TDM Interworking

The PowerQUICC II supports ATM and TDM interworking. The MCCs and their corresponding SIs handle the TDM data processing. (See [Chapter 28, “Multi-Channel Controllers \(MCCs\),”](#) and [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#)) The ATM controller processes the ATM data.

Possible interworking applications include the following:


- Circuit emulation service (CES)
- Carrying voice over ATM
- Multiplexing several low speed services, such as voice and data, onto one ATM connection

Data forwarding between the ATM controller and an MCC can be done in two ways:

- Core intervention. When an MCC receive buffer is full and its RxBD is closed, the MCC interrupts the core. The core copies the MCC’s receive buffer pointer to an ATM TxBD and sets the ready bit (TxBD[R]). Similarly, when an ATM receive buffer is full and its RxBD is closed, the core services the ATM controller’s interrupt by copying the ATM receive buffer pointer to an MCC TxBD and setting TxBD[R]. This mode is useful when additional core processing is required.
- Automatic data forwarding. This mode enables automatic data forwarding between AAL1/AAL0 and transparent mode over a TDM interface.

30.9.1 Automatic Data Forwarding

The basic concept of automatic data forwarding is to program the ATM controller and the MCC to process the same BD table, as shown in [Figure 30-21](#).



* The MCC and ATM receivers should be programmed to operate in opposite polarity E (empty) bit.

Figure 30-21. ATM-to-TDM Interworking

When going from TDM to ATM, the MCC receiver routes data from the TDM line to a specific BD table. The ATM controller transmitter is programmed to operate on the same table. When the MCC fills a receive buffer, the ATM controller sends it. The two controllers synchronize on the MCC’s RxBD[E] and the ATM controller’s TxBD[R].

When going from ATM to TDM, the ATM receiver reassembles data received from a particular channel to a specific BD table. The MCC transmitter is programmed to operate on the same table. When the ATM controller fills a receive buffer, the MCC controller sends it. The controllers synchronize on the ATM controller’s RxBD[E] and the MCC’s TxBD[R].

The MCC and ATM receivers must be programmed to operate in opposite E-bit polarity. That is, both receivers receive data into buffers whose RxBD[E] = 0 and set RxBD[E] when a buffer is full. For the ATM receiver, set RCT[INVE] of the AAL1- and AAL0-specific areas of the receive connection table; see [Section 30.10.2.2, “Receive Connection Table \(RCT\).”](#) For the MCC receiver, set CHAMR[EP]; see [Section 28.3.2.3, “Channel Mode Register \(CHAMR\)—Transparent Mode.”](#)

30.9.2 Using Interrupts in Automatic Data Forwarding

The core can program the MCC and ATM interrupt mechanism to trigger interrupts for events such as a buffer closing or transfer errors. The interrupt mechanism can be used to synchronize the start of the automatic bridging process. For example, to start the MCC transmitter after a specific buffer reaches the ATM receiver (the buffering is required to cope with the ATM network’s CDV), set ATM RxBD[I]. When the receive buffer is full, the RxBD is closed, RxBD[E] is set (because it is operating in opposite E-bit polarity), and the core is interrupted. The core then starts the MCC transmitter.

30.9.3 Timing Issues

Use of the TDM interface assumes that all communicating entities are synchronized (that is, that they are using a synchronized serial clock). If the TDM interfaces are not synchronized, a slip can occur in the reassembly buffer. If a buffer-not-ready event occurs at the MCC transmitter, the user must restart the MCC transmit channel. If a buffer-not-ready event occurs at the ATM transmitter, the user must restart the ATM transmit channel.

30.9.4 Clock Synchronization (SRTS and Adaptive FIFOs)

Clock synchronization methods, such as using a time stamp (SRTS) or adaptive FIFOs, prevent buffer slipping during reassembly. The SRTS method may be implemented using external logic. The PowerQUICC II can read the SRTS from external logic and insert it into AAL1 CES cells, and can track the SRTS from AAL1 CES cells and deliver it to external logic. See [Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”](#)

Alternatively, an adaptive FIFOs method can be implemented using the core to maintain the bridging buffer at a mid-level point. The difference between the MCC and ATM data pointers is a measure of buffer synchronization. The core calculates the difference between pointers at regular intervals and adapts the TDM clock accordingly to hold the difference constant.

30.9.5 Mapping TDM Time Slots to VCs

Using the MCC and the SI, any TDM time-slot combination can be routed to a specific data buffer. (See [Chapter 28, “Multi-Channel Controllers \(MCCs\),”](#) and [Chapter 15, “Serial Interface with Time-Slot Assigner.”](#)) The same data buffers should be used by the ATM controller to route receive and transmit data. For information about ATM buffers see [Section 30.10.5, “ATM Controller Buffer Descriptors \(BDs\).”](#)

30.9.6 CAS Support

For applications requiring channel-associated signaling (CAS), circuit emulation with CAS requires additional core processing. External framers perform the CAS manipulation through a serial or parallel interface.

When the MCC receives a multi-frame block, it generates an interrupt to the core. The core reads the CAS block from the external framer and places it at the end of the ATM data buffer after the structured multi-frame block. The core then passes the buffer pointer to the ATM controller, and the controller packs the data and CAS block into AAL1 CES cells. All AAL1 CES functions, such as generating PDU-headers and structured pointers, operate normally.

When the ATM controller receives a multi-frame block, it generates an interrupt to the core. The core reads the CAS block from the data buffer and writes it to the external framer. The core then moves the buffer pointer to the MCC. The buffer’s data length should not include the CAS octets.

To optimize the process, the framer may interrupt the core only when the CAS information changes. (CAS information changes slowly.) The core can keep the CAS block in memory and connect to the framer only when the CAS changes. The core can use regular read and write cycles when connecting to the framer through a parallel interface.

The MCC and ATM controller should be synchronized with the framer's multi-frame block boundary. At the ATM side, the structured block size should equal the multi-frame block size plus the size of the CAS block so that the structured pointer, inserted by the ATM controller, points to the start of the structured data block. At the MCC side, the MCC must to be synchronized with the super frame sync signal. This synchronization can be achieved by external logic that triggers on the super frame sync signal and starts delivering the frame sync to the MCC. When loss of super frame synchronization occurs, this logic should reset and trigger again on the next super frame indication.

30.9.7 Trunk Condition

According to the Bellcore standard, the interworking function (IWF) should be able to transmit special payload on both ATM and TDM channels to signal alarm conditions (Bellcore TR-NWT-000170). The core can be used to generate the trunk condition payload in special buffers (or existing buffers) for the ATM controller or MCC.

30.9.8 ATM-to-ATM Data Forwarding

Automatic data forwarding can be used to switch ATM AAL0 cells from one ATM port to another without core intervention. The ATM receiver and transmitter should be programmed to process the same BD table. When the ATM receiver fills an AAL0 buffer, the ATM transmitter sends it. The ATM receiver and transmitter are synchronized using the same mechanism as described for ATM-to-TDM automatic forwarding; see [Section 30.9.1, "Automatic Data Forwarding."](#)

30.10 ATM Memory Structure

The ATM memory structure, described in the following sections, includes the parameter RAM, the connection tables, OAM performance monitoring tables, the APC data structure, BD tables, the AAL1 CES sequence number protection table and the UNI statistics table.

30.10.1 Parameter RAM

When configured for ATM mode, the FCC parameter RAM is mapped as shown in [Table 30-11](#). Note that there are additional parameters for AAL1 CES (refer to [Table 31-4](#)) and AAL2 (refer to [Table 32-13](#)).

Table 30-11. ATM Parameter RAM Map

Offset ¹	Name	Width	Description
0x00–0x3F	—	—	Reserved, should be cleared.
0x40	RCELL_TMP_BASE	Hword	Rx cell temporary base address. Points to a total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64 byte aligned. User-defined offset from dual-port RAM base. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000)
0x42	TCELL_TMP_BASE	Hword	Tx cell temporary base address. Points to total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined offset from dual-port RAM base. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000)

Table 30-11. ATM Parameter RAM Map (continued)

Offset ¹	Name	Width	Description
0x44	UDC_TMP_BASE	Hword	UDC mode only. Points to a total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined offset from dual-port RAM base. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000)
0x46	INT_RCT_BASE	Hword	Internal receive connection table base. User-defined offset from dual-port RAM base.
0x48	INT_TCT_BASE	Hword	Internal transmit connection table base. User-defined offset from dual-port RAM base.
0x4A	INT_TCTE_BASE	Hword	Internal transmit connection table extension base. User-defined offset from dual-port RAM base.
0x4C	—	Word	Reserved, should be cleared.
0x50	EXT_RCT_BASE	Word	External receive connection table base. User-defined.
0x54	EXT_TCT_BASE	Word	External transmit connection table base. User-defined.
0x58	EXT_TCTE_BASE	Word	External transmit connection table extension base. User-defined.
0x5C	UEAD_OFFSET	Hword	User-defined cells mode only. Offset to the user-defined extended address (UEAD) in the UDC extra header. Must be an even address. See Section 30.10.1.1, “Determining UEAD_OFFSET (UEAD Mode Only).” If RCT[BO] = 01, UEAD_OFFSET should be in little-endian format. For example, if the UEAD entry is the first half word of the extra header in external memory, UEAD_OFFSET should be programmed to 2 (second half word entry in dual-port RAM).
0x5E	—	Hword	Reserved, should be cleared.
0x60	PMT_BASE	Hword	Performance monitoring table base. User-defined offset from dual-port RAM base.
0x62	APCP_BASE	Hword	APC parameter table base address. User-defined offset from dual-port RAM base.
0x64	FBT_BASE	Hword	Free buffer pool parameter table base. User-defined offset from dual-port RAM base.
0x66	INTT_BASE	Hword	Interrupt queue parameter table base. User-defined offset from dual-port RAM base.
0x68	—	—	Reserved, should be cleared.
0x6A	UNI_STATT_BASE	Hword	UNI statistics table base. User-defined offset from dual-port RAM base. Note that this must be set up according to Section 29.10.7, “UNI Statistics Table>” It is not optional.
0x6C	BD_BASE_EXT	Word	BD table base address extension. BD_BASE_EXT[0–7] holds the 8 most-significant bits of the Rx/Tx BD table base address. BD_BASE_EXT[8–31] should be zero. User-defined.
0x70	VPT_BASE / EXT_CAM_BASE	Word	Base address of the address compression VP table/external CAM. User-defined.
0x74	VCT_BASE	Word	Base address of the address compression VC table. User-defined.

Table 30-11. ATM Parameter RAM Map (continued)

Offset ¹	Name	Width	Description
0x78	VPT1_BASE / EXT_CAM1_BASE	Word	Base address of the address compression VP1 table/EXT CAM1. User-defined.
0x7C	VCT1_BASE	Word	Base address of the address compression VC1 table. User-defined.
0x80	VP_MASK	Hword	VP mask for address compression lookup. User-defined.
0x82	VCIF	Hword	VCI filtering enable bits. When cells with VCI = 3, 4, 6, 7-15 are received and the associated VCIF bit = 1 the cell is sent to the raw cell queue. VCIF[0–2, 5] should be zero. See Section 30.10.1.2, “VCI Filtering (VCIF).”
0x84	GMODE	Hword	Global mode. User-defined. See Section 30.10.1.3, “Global Mode Entry (GMODE).”
0x86	COMM_INFO	Hword	The information field associated with the last host command. User-defined. See Section 30.14, “ATM Transmit Command.”
0x88		Hword	
0x8A		Hword	
0x8C	—	Word	Reserved, should be cleared.
0x90	CRC32_PRES	Word	Preset for CRC32. Initialize to 0xFFFF_FFFF.
0x94	CRC32_MASK	Word	Constant mask for CRC32. Initialize to 0xDEBB_20E3.
0x98	AAL1_SNPT_BASE	Hword	AAL1 SNP protection look-up table base address. (AAL1 CES only.) The 32-byte table resides in dual-port RAM. AAL1_SNPT_BASE must be halfword-aligned. User-defined offset from dual-port RAM base. See Section 30.10.6, “AAL1 Sequence Number (SN) Protection Table.”
0x9A	—	Hword	Reserved, should be cleared.
0x9C	SRTS_BASE	Word	External SRTS logic base address. AAL1 CES only. Should be 16-byte aligned. The four least-significant bits are taken from SRTS_DEV in the AAL1-specific area of the connection table entries.
0xA0	IDLE/UNASSIGN_BASE	Hword	Idle/unassign cell base address. Points to dual-port RAM area contains idle/unassign cell template (little-endian format). Should be 64-byte aligned. User-defined offset from dual-port RAM base. The ATM header should be 0x0000_0000 or 0x0100_0000 (CLP=1).
0xA2	IDLE/UNASSIGN_SIZE	Hword	Idle/unassign cell size. 52 in regular mode; 53–64 in UDC mode.
0xA4	EPAYLOAD	Word	Reserved payload. Initialize to 0x6A6A_6A6A.
0xA8	Trm	Word	(ABR only) The upper bound on the time between F-RM cells for an active source. TM 4.0 defines the Trm period as 100 msec. The Trm value is defined by the system clock and the time stamp timer prescaler; see Section 14.3.8, “RISC Time-Stamp Control Register (RTSCR).” For time stamp prescaler of 1µs, program Trm to be 100 ms/1µs = 100,000.
0xAC	Nrm	Hword	(ABR only) Controls the maximum cells the source may send for each F-RM cell. Set to 32 cells.
0xAE	Mrm	Hword	(ABR only) Controls the bandwidth between F-RM, B-RM and user data cell. Set to 2 cells.

Table 30-11. ATM Parameter RAM Map (continued)

Offset ¹	Name	Width	Description
0xB0	TCR	Hword	(ABR only) Tag cell rate. The minimum cell rate allowed for all ABR channels. An ABR channel whose ACR is less than TCR sends only out-of-rate F-RM cells at TCR. Should be set to 10 cells/sec as defined in the TM 4.0. Uses the ATMF TM 4.0 floating-point format. Note that the APC minimum cell rate (MCR) should be at least TCR.
0xB2	ABR_RX_TCTE	Hword	(ABR only) Points to total of 16 bytes reserved dual-port RAM area used by the CP. Should be 16-byte aligned. User-defined offset from dual-port RAM base.
—	Additional parameters	—	<ul style="list-style-type: none"> For additional AAL1 CES parameters, refer to Table 31-4. For additional AAL2 parameters, refer to Table 32-13.

¹ Offset from FCC base: 0x8400 (FCC1) and 0x8500 (FCC2); see [Section 14.5.2, “Parameter RAM.”](#)

30.10.1.1 Determining UEAD_OFFSET (UEAD Mode Only)

The UEAD_OFFSET value is based on the position of the user-defined extended address (UEAD) in the UDC extra header. [Table 30-12](#) shows how to determine UEAD_OFFSET: first determine the halfword-aligned location of the UEAD, and then read the corresponding UEAD_OFFSET value.

Offset	0	15	16	31
0x0	UEAD_OFFSET = 0x2		UEAD_OFFSET = 0x0	
0x4	UEAD_OFFSET = 0x6		UEAD_OFFSET = 0x4	
0x8	UEAD_OFFSET = 0xA		UEAD_OFFSET = 0x8	

Table 30-12. UEAD_OFFSETs for Extended Addresses in the UDC Extra Header

30.10.1.2 VCI Filtering (VCIF)

VCI filtering enable bits are shown in [Figure 30-22](#).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	0	0	0	VC3	VC4	0	VC6	VC7	VC8	VC9	VC10	VC11	VC12	VC13	VC14	VC15

Figure 30-22. VCI Filtering Enable Bits

[Table 30-13](#) describes the operation of the VCI filtering enable bits.

Table 30-13. VCI Filtering Enable Field Descriptions

Bits	Name	Description
0–2, 5	—	Clear these bits.
3, 4, 6, 7–15	VCx	VCI filtering enable 0 Do not send cells with this VCI to the raw cell queue. 1 Send cells with this VCI to the raw cell queue.

30.10.1.3 Global Mode Entry (GMODE)

Figure 30-23 shows the layout of the global mode entry (GMODE).




Figure 30-23. Global Mode Entry (GMODE)

¹ MPC8264 and MPC8266 only.

Table 30-14 describes GMODE fields.

Table 30-14. GMODE Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global. Asserting GBL enables snooping of connection tables. GBL should not be asserted if any of the related DMAs will access the local bus.
3–5	—	Reserved, should be cleared.
6	ALB	Address look up bus for CAM or address compression tables 0 Reside on the 60x bus. 1 Reside on the local bus.
7	CTB	External connection tables bus 0 Reside on the 60x bus. 1 Reside on the local bus.
8	REM ¹	Receive emergency mode 0 Enable REM operation. When the receive FIFO is full, the ATM transmitter stops sending data cells until the receiver emergency state is cleared (FIFO not full). The transmitter pace is maintained, although a small CDV may be introduced. This mode enables the receiver to receive bursts of cells above the steady state performance. 1 Disable REM operation. Note that to check system performance the user may want to set this bit.
9–10	—	Reserved, should be cleared.
10	IMA_EN	MPC8264 and MPC8266 only: Enable the associated FCC in IMA mode. 0 Default. FCC Enabled in normal ATM mode 1 FCC enabled in IMA mode Note that individual PHYs of those IMA-mode enabled FCCs may still be set for non-IMA functionality via the IMA PHY register in the IMA root table.
11	UEAD	User-defined cells extended address mode. See Section 30.7.1, “UDC Extended Address Mode (UEAD).” 0 Disable UEAD mode. 1 Enable UEAD mode.
12	CUAB	Check unallocated bits 0 Do not check unallocated bits during address compression. 1 Check unallocated bits during address compression.
13	EVPT	External address compression VP table 0 VP table resides in dual-port RAM. 1 VP table reside in external memory.

Table 30-14. GMODE Field Descriptions (continued)

Bits	Name	Description
14	—	Reserved, should be cleared.
15	ALM	Address look-up mechanism. See Section 30.4, “VCI/VPI Address Lookup Mechanism.” 0 External CAM lookup. 1 Address compression.

¹ MPC8264 and MPC8266 only: GMODE[REM] must be set to disable receive emergency mode. If receive emergency mode were enabled, it would result in IMA transmit protocol violations in cases of system overload, potentially avoiding protocol errors in the IMA receiver at the expense of generating IMA transmit protocol violations to the far end. Rather than causing erratic transmit operation, it is better to set GMODE[REM] and deal with the IMA receive protocol violations locally. Note further that the system should be designed such that overload problems never occur in the field; any errors due to overload should be eliminated during system design and debug.

30.10.2 Connection Tables (RCT, TCT, and TCTE)

The receive and transmit connection tables, RCT and TCT, store host-initialized connection parameters after connection set-up. These include AAL type, connection traffic parameters, BD parameters and temporary parameters used during segmentation and reassembly (SAR). The transmit connection table extension (TCTE) supports special connections that use ABR, VBR or UBR+ services. Each connection table entry resides in a 32-byte space. [Table 30-15](#) lists sizes for RCT, TCT, and TCTE.

Table 30-15. Receive and Transmit Connection Table Sizes

ATM Service Class	RCT	TCT	TCTE
CBR, UBR service	32 bytes	32 bytes	—
ABR, VBR, UBR+ service	32 bytes	32 bytes	32 bytes

NOTE

An ATM channel is considered internal if its tables are in an internal dual-port RAM; it is considered external if its tables are in external memory. To improve performance, store parameters for fast channels in internal dual-port RAM and parameters for slower channels in external memory. Connection tables for external channels are read and written from external memory each time the CP processes a cell. The CP does, however, minimize memory access time by burst fetching the 32-byte entry and writing back only the first 24 bytes.

In all connection tables, fields which are not used must be cleared.

30.10.2.1 ATM Channel Code

Each ATM channel has a channel code used as an index to the channel's connection table entry. The first channel in the table has channel code one, the second has channel code two, and so on. Codes of 255 or less indicate internal channels; codes greater than 255 indicate external channels. Channel code one is reserved as the raw cell queue and cannot be used for another purpose. The channel code is used to specify

a VC when sending a ATM TRANSMIT command, initiating the external CAM or address compression tables, and when the CP sends an interrupt to an interrupt queue.

Example:

Suppose a configuration supports 1,024 regular ATM channels. To allocate 4 Kbytes of dual-port RAM space to the internal connection table, determine that channel codes 0–63 are internal (64 VCs × 64 bytes (RCT and TCT) = 4 K). Channels 0–1 are reserved. The remaining 962 (1024 - 62) external channels are assigned channel codes 256–1217. See [Figure 30-24](#).




Figure 30-24. Example of a 1024-Entry Receive Connection Table

The general formula for determining the real starting address for all internal and external connection table entries is as follows:

$$\text{Connection table base address} + (\text{channel code} \times 32)$$

Thus, the real starting address of the RCT entry associated with channel code 3 is as follows:

$$\text{INT_RCT_BASE} + (3 \times 32) = \text{INT_RCT_BASE} + 96$$

Even though it produces a gap in the connection table, the first external channel’s real starting address of the RCT entry (channel code 256) is as follows:

$$\text{EXT_RCT_BASE} + (256 \times 32) = \text{EXT_RCT_BASE} + 8192$$

See [Section 30.10.1, “Parameter RAM,”](#) to find all the connection table base address parameters. (The transmit connection table base address parameters are INT_TCT_BASE, EXT_TCT_BASE, INT_TCTE_BASE, and EXT_TCTE_BASE.)

30.10.2.2 Receive Connection Table (RCT)

[Figure 30-25](#) shows the format of an RCT entry.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x00	—		GBL		BO	—	DTB	BIB	—	BUFM	SEGF	ENDF				INTQ
Offset + 0x02	—	INF	—										ABRF	AAL		
Offset + 0x04	RX Data Buffer Pointer (RXDBPTR)															
Offset + 0x06																
Offset + 0x08	Cell Time Stamp															
Offset + 0x0A																
Offset + 0x0C	RBD_Offset															
Offset + 0x0E	Protocol Specific															
Offset + 0x10	<ul style="list-style-type: none"> • For AAL5, Section 30.10.2.2.1, “AAL5 Protocol-Specific RCT.” • For AAL2, Section 32.4.4.1, “AAL2 Protocol-Specific RCT.” • For AAL1, Section 30.10.2.2.3, “AAL1 Protocol-Specific RCT.” • For AAL1 CES, Section 31.9.1.1, “AAL1 CES Protocol-Specific RCT” • For AAL0, Section 30.10.2.2.4, “AAL0 Protocol-Specific RCT.” 															
Offset + 0x12																
Offset + 0x14																
Offset + 0x16																
Offset + 0x18																
Offset + 0x1A	MRBLR															
Offset + 0x1C	—	PMT						RBD_BASE								
Offset + 0x1E	RBD_BASE												—	PM		

Figure 30-25. Receive Connection Table (RCT) Entry

Table 30-16 describes RCT fields.

Table 30-16. RCT Field Descriptions

Offset	Bits	Name	Description
0x00	0–1	—	Reserved, should be cleared.
	2	GBL	Global. Asserting GBL enables snooping of data buffers, BD, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering—used for data buffers. 00 Reserved 01 Munged little endian 1x Big endian
	5	—	Reserved, should be cleared.
	6	DTB	Data buffers bus 0 Data buffers reside on the 60x bus. 1 Data buffers reside on the local bus.
	7	BIB	BD, interrupt queues, free buffer pool and external SRTS logic bus 0 Reside on the 60x bus. 1 Reside on the local bus. Note that when using AAL5 or AAL1 CES in UDC mode, BDs must be placed on the same bus (RCT[DTB] = RCT[BIB]). This is necessary because in UDC mode the user-defined header, which is part of the cell data, is read using the same bus configuration (byte ordering and bus type) as the payload. Therefore, if data is placed on the 60x bus and the BD on the local bus, the SDMA accesses the UDC header on the 60x bus with the address of the local bus.
	8	—	Reserved, should be cleared.
	9	BUFM	Buffer mode. (AAL5 only) See Section 30.10.5.3, “ATM Controller Buffers.” 0 Static buffer allocation mode. Each BD is associated with a dedicated buffer. 1 Global buffer allocation mode. Free buffers are fetched from global free buffer pools.
	10	SEGF	OAM F5 segment filtering 0 Do not send cells with PTI = 100 to the raw cell queue. 1 Send cells with PTI = 100 to the raw cell queue.
	11	ENDF	OAM F5 end-to-end filtering 0 Do not send cells with PTI=101 to the raw cell queue. 1 Send cells with PTI=101 to the raw cell queue.
	12–13	—	Reserved, should be cleared.
	14–15	INTQ	Points to one of four interrupt queues available.

Table 30-16. RCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x02	0	—	Internal use only. Should be cleared.
	1	INF	(AAL5 only) Indicates the receiver state. Initialize to 0 0 In idle state. 1 In AAL5 frame reception state.
	2–11	—	Internal use only. Should be cleared.
	12	ABRF	(AAL5 only). Controls ABR flow. 0 ABR flow control is disabled. 1 ABR flow control is enabled.
	13–15	AAL	AAL type 000 AAL0—Reassembly with no adaptation layer 001 AAL1—ATM adaptation layer 1 protocol 010 AAL5—ATM adaptation layer 5 protocol 100 AAL2—ATM adaptation layer 2 protocol. Refer to Chapter 32, “ATM AAL2.” 101 AAL1_CES—Refer to Chapter 31, “ATM AAL1 Circuit Emulation Service.” All others reserved.
0x04	—	RxDBPTR	Receive data buffer pointer. Holds real address of current position in the Rx buffer.
0x08	—	Cell Time Stamp	Used for reassembly time-out. Whenever a cell is received, the PowerQUICC II time stamp timer is sampled and written to this field. See Section 14.3.8, “RISC Time-Stamp Control Register (RTSCR).”
0x0C	—	RBD_Offset	RxBD offset from RBD_BASE. Points to the channel's current BD. User-initialized to 0; updated by the CP.
0x0E-0x18	—	—	Protocol-specific area.
0x1A	—	MRBLR	Maximum receive buffer length. Used in both static and dynamic buffer allocation.
0x1C	0–1	—	Reserved, should be cleared.
	2–7	PMT	Performance monitoring table. Points to one of the available 64 performance monitoring tables. The starting address of the table is PMT_BASE+PMT × 32. Can be changed on-the-fly.
	8–15	RBD_BASE	RxBD base. Points to the first BD in the channel's RxBD table. The 8 most-significant bits of the address are taken from BD_BASE_EXT in the parameter RAM. The four least-significant bits of the address are taken as zeros.
0x1E	0–11	—	Reserved, should be cleared.
	12–14	—	Reserved, should be cleared.
	15	PM	Performance monitoring. Can be changed on-the-fly. 0 No performance monitoring for this VC. 1 Perform performance monitoring for this VC. Whenever a cell is received for this VC the performance monitoring table that its code is written in the PMT field is updated.

30.10.2.2.1 AAL5 Protocol-Specific RCT

Figure 30-26 shows the AAL5 protocol-specific area of an RCT entry.




Figure 30-26. AAL5 Protocol-Specific RCT

Table 30-17 describes AAL5 protocol specific RCT fields.

Table 30-17. RCT Settings (AAL5 Protocol-Specific)

Offset	Bits	Name	Description
0x0E	—	TML	Total message length. This field is used by the CP.
0x10	—	RxCRC	CRC32 temporary result.
0x14	—	RBDCNT	RxBD count. Indicates how many bytes remain in the current Rx buffer. RBDCNT is initialized with MRBLR whenever the CP opens a new buffer.
0x16	—	—	Reserved, should be cleared.
0x18	0–7	—	Reserved, should be cleared.
	8	RXBM	Receive buffer interrupt mask. Determines whether the receive buffer event is disabled. Can be changed on-the-fly. 0 The event is disabled for this channel. (The RXB event is not sent to the interrupt queue when receive buffers are closed.) 1 The event is enabled for this channel.
	9	RXFM	Receive frame interrupt mask. Determines whether the receive frame event is disabled. Can be changed on-the-fly. 0 The event is disabled for this channel. (RXF event is not sent to the interrupt queue.) 1 The event is enabled for this channel.
	10–13	—	Reserved, should be cleared.
	14–15	BPOOL	Buffer pool. Global buffer allocation mode only. Points to one of four free buffer pools. See Section 30.10.5.2.4, “Free Buffer Pool Parameter Tables.”

30.10.2.2.2 AAL5-ABR Protocol-Specific RCT

Figure 30-27 shows the AAL5-ABR protocol-specific area of an RCT entry.




Figure 30-27. AAL5-ABR Protocol-Specific RCT

Table 30-18 describes AAL5-ABR protocol-specific RCT fields.

Table 30-18. ABR Protocol-Specific RCT Field Descriptions

Offset	Bits	Name	Description
0x0E	—	—	AAL5 protocol-specific
0x16	—	PCR	Peak cell rate. The peak number of cells per second of the current ABR channel. The ACR (allowed cell rate) never exceeds this value. PCR uses the ATMF TM 4.0 floating-point format.
0x18	0–3	RDF	Rate decrease factor for the current ABR channel. Controls the decrease in cell transmission rate upon receipt of a backward RM cell. RDF represents a negative exponent of two, that is, the decrease factor = 2^{-RDF} . The decrease factor ranges from 1/32768 (RDF=0xF) to 1 (RDF=0).
	4–7	RIF	Rate increase factor of the current ABR channel. Controls the increase in the cell transmission rate upon receipt of a backward RM cell. RIF represents a negative exponent of two, that is, the increase factor = 2^{-RIF} . The increase factor ranges from 1/32768 (RIF=0xF) to 1 (RIF=0).
	8–15	—	AAL5 protocol-specific

30.10.2.2.3 AAL1 Protocol-Specific RCT

Figure 30-28 shows the AAL1 protocol-specific area of an RCT entry.




Figure 30-28. AAL1 Protocol-Specific RCT

Table 30-19 describes AAL1 protocol-specific RCT fields.

Table 30-19. AAL1 Protocol-Specific RCT Field Descriptions

Offset	Bits	Name	Description
0x0E	0–7	—	Reserved, should be cleared.
	8	PFM	Partially filled mode. 0 Partially filled cells mode is not used. 1 Partially filled cells mode is used. The receiver copies only valid octets from the AAL1 cell to the Rx buffer. The number of the valid octets from the beginning of the AAL1 user data field is specified in the VOS (valid octet size) field.
	9	SRT	Synchronous residual time stamp. Unstructured format only. The PowerQUICC II supports clock recovery using an external SRTS PLL. The PowerQUICC II tracks the SRTS from the incoming four cells with SN = 1, 3, 5, and 7 and writes it to the external SRTS device. Every eight cells the CP writes a valid SRTS to external logic. (See Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”) 0 SRTS mode is not used. 1 SRTS mode is used.
	10	INVE	Inverted empty. 0 RxBd[E] is interpreted normally (1 = empty, 0 = not empty). 1 RxBd[E] is handled in negative logic (0 = empty, 1 = not empty).
	11	STF	Structured format 0 Unstructured format is used. 1 Structured format is used.
	12–15	—	Reserved, should be cleared.
0x10	0–3	SRTS_TMP	Used by the CP to store the received SRTS code. After a cell with SN = 7 is received, the CP writes the SRTS code to the external SRTS device.
	4–11	—	Reserved, should be cleared.
	12–15	SRTS_DEV	Selects an SRTS device, whose address is SRTS_BASE[0–27] + SRTS_DEV[28–31]. The 16 byte-aligned SRTS_BASE is taken from the parameter RAM.
0x12	0–1	—	Reserved, should be cleared.
	2–7	VOS	Valid octet size. Specifies the number of valid octets from the beginning of the AAL1 user data field. For unstructured, service values 1–47 are valid; for structured service, values 1-46 are valid. Partially filled cell mode only.
	8	SPV	Structured pointer valid. Should be user-initialized user to zero. Structured format only.
	9–15	SP	Structured pointer. Used by the CP to calculate the structured pointer. This field should be initialized by the user to zero. Used in structured format only.
0x14	—	RBDCNT	RxBd count. Indicates how may bytes remain in the current Rx buffer. Initialized with MRBLR whenever the CP opens a new buffer.
0x16	0–12	—	Reserved, should be cleared.
	13–15	SN	Sequence number. Used by the CP to check incoming cell's sequence number.

Table 30-19. AAL1 Protocol-Specific RCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x18	0–3	—	Reserved, should be cleared.
	4	SNEM	Sequence number error flag interrupt mask 0 This mode is disabled. 1 When an out-of-sequence error occurs, an RXB interrupt is sent to the interrupt queue even if RCT[RXBM] is cleared. Note that this mode is the buffer error reporting mechanism during automatic data forwarding (ATM-to-TDM bridging) when no buffer processing is required (RCT[RXBM]=0).
	5–7	—	Reserved, should be cleared.
	8	RXBM	Receive buffer interrupt mask 0 The receive buffer event of this channel is disabled. (The event is not sent to the interrupt queue.) 1 The receive buffer event of this channel is enabled.
	9–15	—	Reserved, should be cleared.

30.10.2.2.4 AAL0 Protocol-Specific RCT

Figure 30-29 shows the layout for the AAL0 protocol-specific RCT.


**Figure 30-29. AAL0 Protocol-Specific RCT**

Table 30-20 describes AAL0 protocol specific RCT fields.

Table 30-20. AAL0-Specific RCT Field Descriptions

Offset	Bits	Name	Description
0x0E	0-7	—	Reserved, should be cleared.
	8-9	0b01	Must be programmed to 0b01 for AAL0.
	10	INVE	Inverted empty. 0 RxBD[E] is interpreted normally (1 = empty, 0 = not empty). 1 RxBD[E] is handled in negative logic (0 = empty, 1 = not empty).
	11-15	—	Reserved, should be cleared.
0x10	—	—	Reserved, should be cleared.

Table 30-20. AAL0-Specific RCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x18	0–7	—	Reserved, should be cleared.
	8	RXBM	Receive buffer interrupt mask 0 The receive buffer event of this channel is masked. (The RXB event is not sent to the interrupt queue when receive buffers are closed.) 1 The receive buffer event of this channel is enabled.
	9–15	—	Reserved, should be cleared.

30.10.2.2.5 AAL1 CES Protocol-Specific RCT

Refer to [Section 31.9.1.1, “AAL1 CES Protocol-Specific RCT.”](#)

30.10.2.2.6 AAL2 Protocol-Specific RCT

Refer to [Section 32.4.4.1, “AAL2 Protocol-Specific RCT.”](#)

30.10.2.3 Transmit Connection Table (TCT)

Figure 30-30 shows the format of an TCT entry.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Offset + 0x00	—	GBL	BO	—	DTB	BIB	AVCF	—	ATT	CPUU	VCON	INTQ					
Offset + 0x02	—	INF	—									ABRF	AAL				
Offset + 0x04	Tx Data Buffer Pointer (TXDBPTR)																
Offset + 0x06																	
Offset + 0x08	TBD_CNT																
Offset + 0x0A	TBD_OFFSET																
Offset + 0x0C	Rate Remainder								PCR Fraction								
Offset + 0x0E	PCR																
Offset + 0x10	Protocol Specific																
Offset + 0x12	<ul style="list-style-type: none"> • For AAL5, Section 30.10.2.3.1, “AAL5 Protocol-Specific TCT.” • For AAL2, Section 32.3.5.1, “AAL2 Protocol-Specific TCT.” • For AAL1, Section 30.10.2.3.2, “AAL1 Protocol-Specific TCT.” • For AAL1 CES, Section 31.9.2.1, “AAL1 CES Protocol-Specific TCT” • For AAL0, Section 30.10.2.3.3, “AAL0 Protocol-Specific TCT.” 																
Offset + 0x14																	
Offset + 0x16	APC Linked Channel (APCLC)																
Offset + 0x18	ATM Cell Header (VPI,VCI,PTI,CLP)																
Offset + 0x1a																	
Offset + 0x1C	—	PMT								TBD_BASE							
Offset + 0x1E	TBD_BASE												BNM	STPT	IMK	PM	

Figure 30-30. Transmit Connection Table (TCT) Entry

Table 30-21 describes general TCT fields.

Table 30-21. TCT Field Descriptions

Offset	Bits	Name	Description
0x00	0–1	—	Reserved, should be cleared.
	2	GBL	Global. Asserting GBL enables snooping of data buffers, BDs, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering. This field is used for data buffers. 00 Reserved 01 Power PC little endian 1x Big endian
	5	—	Reserved, should be cleared.
	6	DTB	Data buffer bus 0 Reside on the 60x bus. 1 Reside on the local bus.
	7	BIB	BD, interrupt queue and external SRTS logic bus 0 Reside on the 60x bus. 1 Reside on the local bus. Note: When using AAL5, AAL1 CES in UDC mode, BDs and data should be placed on the same bus (TCT[DTB]=TCT[BIB]).
	8	AVCF	Auto VC off. Determines the behavior of the APC when the last buffer associated with this VC has been sent and no more ready buffers are in the VC's TxBD table. 0 The APC does not remove this VC from the schedule table and continues to schedule it to transmit. 1 The APC removes this VC from the schedule table. To continue transmission after the host adds buffers for transmission, a new ATM TRANSMIT command is needed, which can be issued only after the CP clears TCT[VCON]. Note: When over-subscribing UBR or UBR+ channels, set AVCF so that the CPM does not become overloaded polling non-active VCs.
	9	—	Reserved, should be cleared.
	10–11	ATT	ATM traffic type 00 Peak cell-rate pacing. The host must initialize PCR and the PCR fraction. Other traffic parameters are not used. 01 Peak and sustain cell rate pacing (VBR traffic). The APC performs a continuous-state leaky bucket algorithm (GCRA) to pace the channel-sustain cell rate. The host must initialize PCR, PCR fraction, SCR, SCR fraction, and BT (burst tolerance). 10 Peak and minimum cell rate pacing (UBR+ traffic). The host must initialize PCR, PCR fraction, MCR, MCR fraction, and MDA. 11 Reserved
	12	CPUU	CPCS-UU+CPI insertion (used for AAL5 only). 0 CPCS-UU+CPI insertion disabled. The transmitter clears the CPCS-UU+CPI fields. 1 CPCS-UU+CPI insertion enabled. The transmitter reads the CPCS-UU+CPI (16-bit entry) from external memory. It should be placed after the end of the last buffer (it should not be included in the buffer length).
13	VCON	Virtual channel is on. Should be set by the host before it issues an ATM TRANSMIT command. When the host sets TCT[STPT] (stop transmit), the CP deactivates this channel and clears VCON when the channel is next encountered in the APC scheduling table. The host can issue another ATM TRANSMIT command only after the CP clears VCON.	
14–15	INTQ	Points to one of four interrupt queues available.	

Table 30-21. TCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x02	0	—	Internal use only. Should be cleared.
	1	INF	Used for AAL5 Only. Indicates the transmitter state. Initialize to 0 0 In idle state. 1 In AAL5 frame transmission state.
	2–11	—	Internal use only. Should be cleared.
	12	ABRF	Used for AAL5 Only. 0 ABR Flow control is disabled. 1 ABR Flow control is enabled.
	13–15	AAL	AAL type 000 AAL0—Reassembly with no adaptation layer 001 AAL1—ATM adaptation layer 1 protocol 010 AAL5—ATM adaptation layer 5 protocol 100 AAL2—ATM adaptation layer 2 protocol. Refer to Chapter 32, “ATM AAL2.” 101 AAL1_CES—Refer to Chapter 31, “ATM AAL1 Circuit Emulation Service.” All others reserved.
0x04	—	TxDBPTR	Tx data buffer pointer. Holds the real address of the current position in the Tx buffer.
0x08	—	TBDCNT	Transmit BD count. Counts the remaining data to transmit in the current transmit buffer. Its initial value is loaded from the data length field of the TxBD when a new buffer is open; its value is subtracted for any transmitted cell associated with this channel.
0x0A	—	TBD_Offset	Transmit BD offset. Holds offset from TBD_BASE of the current BD. Should be cleared initially.
0x0C	0–7	Rate Reminder	Rate remainder. Used by the APC to hold the rate remainder after adding the pace fraction to the additive channel rate. Should be cleared initially.
	8–15	PCR Fraction	Peak cell rate fraction. Holds the peak cell rate fraction of this channel in units of 1/256 slot. If this is an ABR channel, this field is automatically updated by the CP.
0x0E	—	PCR	Peak cell rate. Holds the peak cell rate (in units of APC slots) permitted for this channel according to the traffic contract. Note that for an ABR channel, the CP automatically updates PCR to the ACR value.
0x10	—	—	Protocol-specific
0x16	—	APCLC	APC linked channel. Used by the CP. Initialize to 0 (null pointer).
0x18	—	ATMCH	ATM cell header. Holds the full (4-byte) ATM cell header of the current channel. The transmitter appends ATMCH to the cell payload during transmission.

Table 30-21. TCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x1C	0–1	—	Reserved, should be cleared.
	2–7	PMT	Performance monitoring table. Points to one of the available 64 performance monitoring tables. The starting address of the table is PMT_BASE+PMT × 32. Can be changed on-the-fly.
	8–15	TBD_BASE	TxBD base. Points to the first BD in the channel's TxBD table. The 8 most-significant bits of the address are taken from BD_BASE_EXT in the parameter RAM. The four least-significant bits of the address are taken as zero.
0x1E	0–11		
	12	BNM	Buffer-not-ready interrupt mask. Can be changed on-the-fly. 0 The transmit buffer-not-ready event of this channel is masked. (TBNR event is not sent to the interrupt queue.) 1 The buffer-not-ready event of this channel is enabled.
	13	STPT	Stop transmit. Should be cleared initially. When the host sets this bit, the CP deactivates this channel and clears TCT[VCON] when the channel is next encountered in the APC scheduling table. Note that for AAL5 if STPT is set and frame transmission is already started (TCT[INF]=1), an abort indication will be sent (last cell with zero length field).
0x1E	14	IMK	Interrupt mask. Can be changed on-the-fly. 0 The transmit buffer event of this channel is masked. (TXB event is not sent to the interrupt queue.) 1 The transmit buffer event of this channel is enabled.
	15	PM	Performance monitoring. Can be changed on-the-fly. 0 No performance monitoring for this VC. 1 Performance is monitored for this VC. When a cell is sent for this VC, the performance monitoring table indicated in PMT field is updated.

30.10.2.3.1 AAL5 Protocol-Specific TCT

Figure 30-31 shows the AAL5 protocol-specific TCT.


**Figure 30-31. AAL5 Protocol-Specific TCT**

Table 30-22 describes AAL5 protocol-specific TCT fields.

Table 30-22. AAL5-Specific TCT Field Descriptions

Offset	Name	Description
0x10	Tx CRC	CRC32 temporary result.
0x14	Total Message Length	This field is used by the CP.

30.10.2.3.2 AAL1 Protocol-Specific TCT

Figure 30-32 shows the AAL1 protocol-specific TCT.




Figure 30-32. AAL1 Protocol-Specific TCT

Table 30-23 describes AAL1 protocol-specific TCT fields.

Table 30-23. AAL1 Protocol-Specific TCT Field Descriptions

Offset	Bits	Name	Description
0x10	0-1	—	Reserved, should be cleared.
	2-7	VOS	Valid octet size. Partially filled cell mode only. Specifies the number of valid octets from the beginning of the AAL1 user data field. For unstructured service, values 1-47 are valid; for structured service, values 1-46 are valid.
	8	PFM	Partially filled mode. 0 Partially filled cells mode is not used. 1 Partially filled cells mode is used. The transmitter copies only valid octets from the buffer to the AAL1 cell. The size of the valid octets from the beginning of the AAL1 user data field is specified in the VOS (valid octet size) field.
	9	SRT	Synchronous residual time stamp. Unstructured format only. The PowerQUICC II supports SRTS generation using external logic. If this mode is enabled, the PowerQUICC II reads the SRTS from external logic and inserts it into four cells for which SN = 1, 3, 5, or 7. The PowerQUICC II reads the new SRTS from external logic every eight cells. (See Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”) 0 SRTS mode is not used. 1 SRTS mode is used.
	10	SPF	Structured pointer flag. Indicates that a structured pointer has been inserted in the current block. The user should initialize this field to zero. Used by the CP only.
	11	STF	Structured format 0 Unstructured format is used. 1 Structured format is used.
	12	—	Reserved, should be cleared.
	13-15	SN	Sequence number field. Used by the CP to check the incoming cells SN. Should be cleared initially.
0x12	0-3	SRTS_DEV	Used to select a SRTS device. The SRTS device address is SRTS_BASE[0-27]+SRTS_DEV[28:31]. SRTS_BASE is taken from the parameter RAM and is 16-byte aligned.
	4-15	Block Size	Used only in structured format. Specifies the structured block size (Block Size = 0xFFF = 4 Kbytes maximum).
0x14	0-3	SRTS_TMP	Before a cell with SN = 1 is sent, the CP reads the SRTS code from external SRTS logic, writes it to SRTS_TMP, and then inserts SRTS_TMP into the next four cells with an odd SN.
	4-15	SP	Structured pointer. Used by the CP to calculate the structured pointer. Should be cleared initially. Structured format only.

30.10.2.3.3 AAL0 Protocol-Specific TCT

Figure 30-33 shows the AAL0 protocol-specific TCT.




Figure 30-33. AAL0 Protocol-Specific TCT

Table 30-24 describes AAL0 protocol-specific TCT fields.

Table 30-24. AAL0-Specific TCT Field Descriptions

Offset	Bits	Name	Description
0x10	0–7	—	Reserved, should be cleared.
	8	0	Must be 0.
	9	CR10	CRC-10 0 CRC10 insertion is disabled. 1 CRC10 insertion is enabled.
	10	—	Reserved, should be cleared.
	11	ACHC	ATM cell header change 0 Normal operation ATM cell header is taken from AAL0 buffer. 1 VPI/VCI (28 bits) are taken from TCT.
	12–15	—	Reserved, should be cleared.
0x12–0x14	—	—	Reserved, should be cleared.

30.10.2.3.4 AAL1 CES Protocol-Specific TCT

Refer to [Section 31.9.2.1, “AAL1 CES Protocol-Specific TCT.”](#)

30.10.2.3.5 AAL2 Protocol-Specific TCT

Refer to [Section 32.3.5.1, “AAL2 Protocol-Specific TCT.”](#)

30.10.2.3.6 VBR Protocol-Specific TCTE

Figure 30-34 shows the VBR protocol-specific TCTE.




Figure 30-34. Transmit Connection Table Extension (TCTE)—VBR Protocol-Specific

Table 30-25 describes VBR protocol-specific TCTE fields.

Table 30-25. VBR-Specific TCTE Field Descriptions

Offset	Bits	Name	Description
0x00	—	SCR	Sustain cell rate. Holds the sustain cell rate (in slots) permitted for this channel according to the traffic contract. To pace the channel’s sustain cell rate, the APC performs a continuous-state leaky bucket algorithm (GCRA).
0x02	—	BT	Burst tolerance. Holds the burst tolerance permitted for this channel according to the traffic contract. The relationship between the BT and the maximum burst size (MBS) is $BT=(MBS-2) \times (SCR-PCR) + SCR$.
0x04	—	OOBR	Out-of-buffer rate. In out of buffer state (when the transmitter tries to open TxBD whose R bit is not set) the APC reschedules the current channel according to OOBR rate.
0x06	0–7	SRR	Sustain rate remainder. Holds the sustain rate remainder after adding the pace fraction field to the additive channel sustain rate. Used by the APC to calculate the channel GCRA (leaky bucket) state. Initialized to 0.
	8–15	SCRF	Holds the sustain cell rate fraction of this channel in units of 1/256 slot.
0x08	—	SR	Sustain rate. Used by the APC to hold the sustain rate after adding the pace field to the additive channel sustain rate. Used by the APC to calculate the channel GCRA (leaky bucket) state.
0x0C	0	VBR2	VBR type 0 Regular VBR. CLP=0+1 cells are rescheduled by PCR or SCR according to the GCRA state. 1 VBR Type 2. CLP=0 cells are rescheduled by PCR or SCR according to the GCRA state. CLP=1 cells are rescheduled by PCR.
	1–15	—	Reserved, should be cleared.
0x0E–0x1E	—	—	Reserved, should be cleared.

30.10.2.3.7 UBR+ Protocol-Specific TCTE

Figure 30-35 shows the UBR+ protocol-specific TCTE.




Figure 30-35. UBR+ Protocol-Specific TCTE

Table 30-26 describes UBR+ protocol-specific TCTE fields.

Table 30-26. UBR+ Protocol-Specific TCTE Field Descriptions

Offset	Bits	Name	Description
0x00	—	MCR	Minimum cell rate for this channel. MCR is in units of APC time slots.
0x02	0–7	—	Reserved, should be cleared.
	8–15	MCRF	Minimum cell rate fraction. Holds the minimum cell rate fraction of this channel in units of 1/256 slot.
0x04	—	MDA	Maximum delay allowed. The maximum time-slot service delay allowed for this priority level before the APC reduces the scheduling rate from PCR to MCR.
0x06–0x1E	—	—	Reserved, should be cleared.

30.10.2.3.8 ABR Protocol-Specific TCTE

Figure 30-36 shows the ABR protocol-specific TCTE.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x00	ER-TA															
Offset + 0x02	CCR-TA															
Offset + 0x04	MCR-TA															
Offset + 0x06	TUAR	—	CI-TA	NI-TA	—			CP-TA	—	CI-VC	—					
Offset + 0x08	MCR															
Offset + 0x0A	UNACK															
Offset + 0x0C	ACR															
Offset + 0x0E	ACRC	—														
Offset + 0x10	RM Cell Time Stamp (RCTS)															
Offset + 0x12																
Offset + 0x14	FRST	—			CDF				COUNT							
Offset + 0x16	ICR															
Offset + 0x18	CRM															
Offset + 0x1A	ADTF															
Offset + 0x1C	ER															
Offset + 0x1E	ER-BRM															

Figure 30-36. ABR Protocol-Specific TCTE

Table 30-27 describes ABR-specific TCTE fields.

Table 30-27. ABR-Specific TCTE Field Descriptions

Offset	Bits	Name	Description
0x00	—	ER-TA	Explicit rate–turn-around cell. Holds the ER of the last received F-RM cell. If another F-RM cell arrives before the previous F-RM cell was turned around, this field is overwritten by the new RM cell's ER.
0x02	—	CCR-TA	Current cell rate–turn-around cell. Holds the CCR of the last received F-RM cell. If another F-RM cell arrives before the previous F-RM cell was turned around, this field is overwritten by the new RM cell's CCR.
0x04	—	MCR-TA	Minimum cell rate–turn-around cell. Holds the MCR of the last received F-RM cell. If another F-RM cell arrives before the previous F-RM cell is turned around, this field is overwritten by the new RM cell's MCR.
0x06	0	TUAR	Turn-around flag. The CP sets TUAR to indicate that a new F-RM cell was received, which causes the transmitter to send a B-RM cell whenever the ABR flow control permits. Should be cleared initially.
	1	—	Reserved, should be cleared.
	2	CI-TA	Congestion indication–turn-around cell. Holds the CI of the last received F-RM cell. If another F-RM cell arrives before the previous F-RM cell was turned around, CI-TA is overwritten by the new RM cell's CI.

Table 30-27. ABR-Specific TCTE Field Descriptions (continued)

Offset	Bits	Name	Description
	3	NI-TA	No increase–turn-around cell. Holds the NI of the last received F-RM cell. If another F-RM cell arrives before the previous one was turned around, NI-TA is overwritten by the new RM cell's NI.
	4–6	—	Reserved, should be cleared.
	7	CP-TA	Cell loss priority–turn-around cell. Holds the CLP of the last received F-RM cell. If another F-RM cell arrives before the previous one was turned around, CP-TA is overwritten by the new RM cell's CLP.
	8–9	—	Reserved, should be cleared.
	10	CI-VC	Congestion indication -VC. Holds the EFCI (explicit forward congestion indication) of the last user data cell. The CI bit of the turned around RM cell is ORed with the CI-VC. Should be cleared initially.
	11–15	—	Reserved, should be cleared.
0x08	—	MCR	Minimum cell rate Holds the minimum number of cells/sec of the current ABR channel. Uses the ATMF TM 4.0 floating-point format.
0x0A	—	UNACK	Used by the CP to count F-RM cells sent in an absence of received B-RM cells. Should be cleared initially.
0x0C	—	ACR	Allowed cell rate The cells per second allowed for the current ABR channel. Uses the ATMF TM 4.0 floating-point format. Initialize with ICR.
0x0E	0	ACRC	ACR change. Indicates a change in ACR. Initialize to one.
	1–15	—	Reserved, should be cleared.
0x10	—	RCTS	RM cell time stamp. Used exclusively by the CP. Initialize to zero.
0x14	0	FRST	First turn. Used exclusively by the CP. Indicates the first turn of a backward RM cell, which has priority over a data cell. Initialized to 0.
	1–3	—	Reserved, should be cleared.
	4–7	CDF	Cutoff decrease factor. Controls the decrease in the ACR associated with missing B-RM cells feedback. CDF represents a negative exponent of two, that is, the cutoff decrease factor = 2^{-CDF} . The cutoff decrease factor ranges from 1/64 (CDF=0b0110) to 1 (CDF=0b0000). All other CDF values falling outside this range are invalid.
	8–15	COUNT	Count. Used only by the CP. Holds the number of cells sent since the last forward RM cell. Initialize with Nrm (in the parameter RAM).
0x16	—	ICR	Initial cell rate. The number of cells per second of the current ABR channel. The channel's ACR is initialized with ICR. ICR uses the ATMF TM 4.0 floating-point format.
0x18	—	CRM	Missing RM cells count. Limits the number of forward RM cells that may be sent in the absence of received backward RM cell. The CRM is in units of cells.
0x1A	—	ADTF	ADTF–ACR decrease time factor. The ADTF period is 500 ms as defined in the TM 4.0. The ADTF value is defined by the system clock and the time stamp timer prescaler; see Section 14.3.8, "RISC Time-Stamp Control Register (RTSCR)." For a time stamp prescaler of 1 μ s, ADTF should be programmed to $500m/(1\mu s \times 1024) = 488$.

Table 30-27. ABR-Specific TCTE Field Descriptions (continued)

Offset	Bits	Name	Description
0x1C	—	ER	Explicit rate. Holds the explicit rate value (in cells/sec) of the current ABR channel. ER is copied to the F-RM cell ER field. The user usually initializes this field to PCR. ER uses the ATMF TM 4.0 floating-point format.
0x1E	—	ER-BRM	Explicit rate-backward RM cell. Holds the maximum explicit rate value (in cells/sec) allowed for B-RM cells. The ER-TA field which is inserted to each B-RM cell is limited by this value. ER-BRM uses the ATMF TM 4.0 floating-point format.

30.10.3 OAM Performance Monitoring Tables

The OAM performance monitoring tables include performance monitoring block test parameters, as shown in [Figure 30-37](#). Each block test needs a 32-byte performance monitoring table in the dual-port RAM. In the connection’s RCT and TCT, the user allocates an OAM performance table to a VCC or VPC. See [Section 30.6.6, “Performance Monitoring.”](#) PMT_BASE in the parameter RAM points to the base address of the tables. The starting address of each PM table is given by PMT_BASE + RCT/TCT[PMT] × 32.

	0	1	2	4	5	7	8	15
Offset + 0x00	FMCE	TSTE	—	BLCKSIZE				
Offset + 0x02	—			TX Cell Count (TCC)				
Offset + 0x04	TUC1							
Offset + 0x06	TUC0							
Offset + 0x08	BEDC0+1-Tx							
Offset + 0x0A	BEDC0+1-RX							
Offset + 0x0C	TRCC1							
Offset + 0x0E	TRCC0							
Offset + 0x10	—					SN-FMC		
Offset + 0x12	—							
Offset + 0x14	PM CELL HEADER (VPI,VCI,PTI,CLP)							
Offset + 0x16								
Offset + 0x18	—							
Offset + 0x1A								
Offset + 0x1C								
Offset + 0x1E								

Figure 30-37. OAM Performance Monitoring Table


[Table 30-28](#) describes fields in the performance monitoring table.

Table 30-28. OAM—Performance Monitoring Table Field Descriptions

Offset	Bits	Name	Description
0x00	0	FMCE	Enables FMC transmission. Initialize to 1.
	1	TSTE	FMC time stamp enable 0 The time stamp field of the FMC is coded with all 1's. 1 The value of the time stamp timer is inserted into the time stamp field of the FMC.
	2–4	—	Reserved, should be cleared.
	5–15	BLCKSIZE	Performance monitoring block size ranging from 1 to 2,047 cells.
0x02	0–4	—	Reserved, should be cleared.
	5–15	TCC	TX cell count. Used by the CP to count data cells sent. Initialize to zero.
0x04	—	TUC1	Total user cell 1. Count of CLP = 1 user cells (modulo 65,536) sent. Should be cleared initially.
0x06	—	TUC0	Total user cell 0. Count of CLP = 0 user cells (modulo 65,536) sent. Should be cleared initially.
0x08	—	BEDC0+1-Tx	Block error detection code 0+1—transmitted cells. Even parity over the payload of the block of user cells sent since the last FMC. Should be cleared initially.
0x0A	—	BEDC0+1-RX	Block error detection code 0+1—received cells. Even parity over the payload of the block of user cells received since the last FMC. Should be cleared initially.
0x0C	—	TRCC1	Total received cell 1. Count of CLP = 1 user cells (modulo 65,536) received. Should be cleared initially.
0x0E	—	TRCC0	Total received cell 0. Count of CLP = 0 user cells (modulo 65,536) received. Should be cleared initially.
0x10	0–7	—	Reserved, should be cleared.
	8–15	SN-FMC	Sequence number of the last FMC sent. Should be cleared initially.
0x12	—	—	Reserved, should be cleared.
0x14	—	PMCH	PM cell header. Holds the ATM cell header of the FMC, BRC to be inserted by the CP into the Tx cell flow.
0x18–0x1E	—	—	Reserved, should be cleared.

30.10.4 APC Data Structure

The APC data structure consists of three elements: the APC parameter tables for the PHY devices, the APC priority table, and the APC scheduling tables. See [Figure 30-38](#).



Note: The shaded areas represent the active structures for an example implementation of PHY #0 with two priorities. (The unshaded areas and dashed arrows represent unused structures.)

Figure 30-38. ATM Pace Control Data Structure

30.10.4.1 APC Parameter Tables

Each PHY’s APC parameter table, shown in [Table 30-29](#), holds parameters that define the priority table location, the number of priority levels, and other APC parameters. The table resides in the dual-port RAM. The parameter `APCP_BASE`, described in [Section 30.10.1, “Parameter RAM,”](#) points to the base address of PHY#0’s parameter table.

For multiple PHYs, the table structure is duplicated. Each table resides in 32 bytes of memory. The starting address of each APC parameter table is given by `APCP_BASE + PHY# × 32`. Note however that in slave mode with multiple PHYs, the parameter table always resides at `APCP_BASE` regardless of the PHY address.

Table 30-29. APC Parameter Table

Offset ¹	Name	Width	Description
0x00	APCL_FIRST	Hword	Address of first entry in the priority table. Must be 8-byte aligned. User-initialized.
0x02	APCL_LAST	Hword	Address of last entry in the priority table. Must be 8-byte aligned. User-initialized as <code>APCL_FIRST + 8 × (number_of_priorities - 1)</code> .
0x04	APCL_PTR	Hword	Address of current priority entry used by the CP. User-initialized with <code>APCL_FIRST</code> .
0x06	CPS	Byte	Cells per slot. Determines the number of cells sent per APC slot. See Section 30.3.2, “APC Unit Scheduling Mechanism.” User-defined. (0x01 = 1 cell; 0xFF = 255 cells.) Note: If ABR is used, CPS must be a power of two.
0x07	CPS_CNT	Byte	Cells sent per APC slot counter. User-initialized to CPS; used by the CP.
0x08	MAX_ITERATION	Byte	Max iteration allowed. Number of scan iterations allowed in the APC. User-defined. This parameter limits the time spent in a single APC routine, thereby avoiding excessive APC latency.

Table 30-29. APC Parameter Table (continued)

Offset ¹	Name	Width	Description
0x09	CPS_ABR	Byte	ABR only. Cells per slot represented as a power of two. User-defined. (For example, if CPS is 1, CPS_ABR = 0x00; if CPS is 8, CPS_ABR = 0x03.)
0x0A	LINE_RATE_ABR	Hword	ABR only. The PHY line rate in cells/sec, represented in TM 4.0 floating-point format. User-defined.
0xC	REAL_TSTP	Word	Real-time stamp pointer used internally by the APC. Should be cleared initially.
0x10	APC_STATE	Word	Used internally by the APC. Should be cleared initially.

¹ Offset values are to APCP_BASE+PHY#×32. However, in slave mode, the offset is from APCP_BASE regardless of the PHY address.

30.10.4.2 APC Priority Table


Each PHY's APC priority table holds pointers to the APC scheduling table of each priority level. It resides in the dual-port RAM. The priority table can hold up to eight priority levels. [Table 30-30](#) shows the structure of a priority table entry.

Table 30-30. APC Priority Table Entry

Offset	Name	Width	Description
0x00	APC_LEVi_BASE	Hword	APC level i base address. Pointer to the first slot in the APC scheduling table for level i. Should be half-word aligned. User-defined.
0x02	APC_LEVi_END	Hword	APC level i end address. Pointer to the last slot in the APC scheduling table for level i. Should be half-word aligned. User-defined.
0x04	APC_LEVi_RPTR	Hword	APC level i real-time/service pointers. APC table pointers used internally by the APC. Initialize both pointers to APC_LEVi_BASE.
0x06	APC_LEVi_SPTR	Hword	

30.10.4.3 APC Scheduling Tables

The APC uses APC scheduling tables (one table for each priority level) to schedule channel transmission. A scheduling table is divided into time slots, as shown in [Figure 30-39](#). Each slot is a half-word entry. Note that the APC scheduling tables should be cleared before the APC unit is enabled.

**Figure 30-39. The APC Scheduling Table Structure**

Slot N+1 is used as a control slot, as shown in [Figure 30-40](#).




Table 30-31 describes control slot fields.

Table 30-31. Control Slot Field Description

Bits	Name	Description
0	TCTE	Used for external channels only. 0 Channels in this scheduling table do not use external TCTE. (No external VBR, ABR, UBR+ channels) 1 Channels in this scheduling table use external TCTE. (External VBR, ABR, UBR+ channels)
1–15	—	Reserved, should be cleared.

30.10.5 ATM Controller Buffer Descriptors (BDs)


Each ATM channel has separate receive and transmit BD tables. The number of BDs per channel and the size of the buffers is user-defined. The last BD in each table holds a wrap indication. Each BD in the TxBD table points to a buffer to send. At the receive side, the user can choose one of two modes:

- Static buffer allocation. In this mode, the user allocates dedicated buffers to each ATM channel (that is, the user associates each BD with one buffer). Static buffer allocation is useful when the connection rate is known and constant and when data must be reassembled in a particular memory space.
- Global buffer allocation. Available for AAL5 only. In this mode, buffer allocation is dynamic. The user allocates receive buffers and places them in global buffer pools. When the CP needs a receive buffer, it first fetches a buffer pointer from one of the global buffer pools and writes the pointer to the current RxBD. Global buffer allocation is optimized for allocating memory among many ATM channels with variable data rates, such as ABR channels.

30.10.5.1 Transmit Buffer Operation

The user prepares a table of BDs pointing to the buffers to be sent. The address of the first BD is put in the channel’s TCT[TBD_BASE]. The transmit process starts when the core issues an ATM TRANSMIT command. The CP reads the first TxBD in the table and sends its associated buffer. When the current buffer is finished, the CP increments TBD_Offset, which holds the offset from TBD_BASE to the current BD. It then reads the next BD in the table. If the BD is ready (TxBD[R] = 1), the CP continues sending. If the current BD is not ready, the CP polls the ready bit at the channel rate unless TCT[AVCF] = 1, in which case the CP removes the channel from the APC and clears TCT[VCON]. The core must issue a new ATM TRANSMIT command to restart transmission.

Figure 30-41 shows the ready bit in the TxBD tables and their associated buffers for two example ATM channels.



Note: The shaded buffers are ready to be sent; unshaded buffers are waiting to be prepared.

Figure 30-41. Transmit Buffers and BD Table Example


30.10.5.2 Receive Buffer Operation

For AAL5 channels, the user should choose to operate in static buffer allocation or in global buffer allocation by writing to RCT[BUFM]. AAL1 CES and AAL0 channels must use static buffer allocation.

30.10.5.2.1 Static Buffer Allocation

The user prepares a table of BDs pointing to the receive buffers. The address of the first BD is put in the channel's RCT[RBD_BASE]. When an ATM cell arrives, the CP opens the first BD in the table and starts filling its associated buffer with received data. When the current buffer is full, the CP increments RBD_Offset, which is the offset to the current BD from RBD_BASE, and reads the next BD in the table. If the BD is empty (RxBD[E] = 1), the CP continues receiving. If the BD is not empty, a busy condition has occurred and a busy interrupt is sent to the event queue.

Figure 30-42 shows the empty bit in the RxBD tables and their associated buffers for two example ATM channels.



Note: The shaded buffers are empty; unshaded buffers are waiting to be processed.


Figure 30-42. Receive Static Buffer Allocation Example

30.10.5.2.2 Global Buffer Allocation

The user prepares a table of BDs without assigning buffers to them (no buffer pointers). The address of the first BD is put into the channel’s RCT[RBD_BASE]. The user also prepares sets of free buffers (of size RCT[MRBLR]) in up to four free buffer pools (chosen in RCT[BPOOL]); see [Section 30.10.5.2.3, “Free Buffer Pools.”](#)

When an ATM cell arrives, the CP opens the first BD in the table, fetches a buffer pointer from the free buffer pool associated with this channel, and writes the pointer to RxBD[RXDBPTR], the receive data buffer pointer field in the BD. When the current buffer is full, the CP increments RBD_Offset, which is the offset from the RBD_BASE to the current BD, and reads the next BD in the table. If the BD is empty (RxBD[E] = 1), the CP fetches another buffer pointer from the free buffer pool and reception continues. If the BD is not empty, a busy condition occurs and a busy interrupt is sent to the event queue specifying the ATM channel code. As software then processes each full buffer (RxBD[E] = 0), it sets RxBD[E] and copies the buffer pointer back to the free buffer pool.

Figure 30-43 shows two ATM channels’ BD tables and one free buffer pool. Both channels are associated with free buffer pool 1. The CP allocates the first two buffers of buffer pool 1 to channel 1 and the third to channel 4.



Notes: Buffers 2 and 3 are receiving data. After buffer 1 is processed, it can be returned to the pool.

Figure 30-43. Receive Global Buffer Allocation Example

30.10.5.2.3 Free Buffer Pools

As Figure 30-44 shows, when a buffer pointer is fetched from a pool, the CP clears the entry’s valid bit and increments FBP#_PTR. After the CP uses an entry with the wrap bit set ($W = 1$), it returns to the first entry in the pool. After a buffer pointer is returned to the pool, the user should set V to indicate that the entry is valid. If the CP tries to read an invalid entry ($V = 0$), the buffer pool is out of free buffers; the global-buffer-pool-busy event is then set in $FCCE[GBP_B]$ and a busy interrupt is sent to the interrupt queue specifying the ATM channel code associated with the pool.




Figure 30-44. Free Buffer Pool Structure

Figure 30-45 describes the structure of a free buffer pool entry.




Figure 30-45. Free Buffer Pool Entry

Table 30-32 describes free buffer pool entry fields.

Table 30-32. Free Buffer Pool Entry Field Descriptions

Offset	Bits	Name	Description
0x00	0	V	Valid buffer entry. 0 This free buffer pool entry contains an invalid buffer pointer. 1 This free buffer pool entry contains a valid buffer pointer.
	1	—	Reserved, should be cleared.
	2	W	Wrap bit. When set, this bit indicates the last entry in the circular table. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3	I	Red-line interrupt. Can be used to indicate that the free buffer pool has reached a red line and additional buffers should be added to this pool to avoid a busy condition. 0 No interrupt is generated. 1 A red-line interrupt is generated when this buffer is fetched from the free buffer pool.
	4–15	BP	Buffer pointer. Points to the start address of the receive buffer. The four msbs are control bits, and the four msbs of the real buffer pointer are taken from the four msbs of the parameter FBP_ENTRY_EXT in the free buffer pool parameter table.
0x02	0–15		

30.10.5.2.4 Free Buffer Pool Parameter Tables

The free buffer pool parameters are held in parameter tables in the dual-port RAM; see Table 30-33. FBT_BASE in the parameter RAM points to the base address of these tables. Each of the four free buffer pools has its own parameter table with a starting address given by FBT_BASE+ RCT[BPOOL] × 16.

Table 30-33. Free Buffer Pool Parameter Table

Offset ₁	Bits	Name	Description
0x00	—	FBP_BASE	Free buffer pool base. Holds the pointer to the first entry in the free buffer pool. FBP_BASE should be word aligned. User-defined.
0x04	—	FBP_PTR	Free buffer pool pointer. Pointer to the current entry in the free buffer pool. Initialize to FBP_BASE.
0x08	—	FBP_ENTRY_EXT	Free buffer pool entry extension. FBP_ENTRY_EXT[0–3] holds the four left bits of FBP_ENTRY. FBP_ENTRY_EXT[4–15] should be cleared. User-defined.

Table 30-33. Free Buffer Pool Parameter Table (continued)

Offset ¹	Bits	Name	Description
0x0A	0	BUSY	The CP sets this bit when it tries to fetch buffer pointer with V bit clear. FCCE[GBPB] is also set. Initialize to zero.
	1	RLI	Red-line interrupt. Set by the CP when it fetches a buffer pointer with I = 1. FCCE[GRLI] is also set. Initialize to zero.
	2–7	—	Reserved, should be cleared.
	8	EPD	Early packet discard. 0 Normal operation. 1 AAL5 frames in progress are received, but new AAL5 frames associated with this pool are discarded. Can be used to implement EPD under core control.
	9–15	—	Reserved, should be cleared.
0x0C	—	FBP_ENTRY	Free buffer pool entry. Initialize with the first entry of the free buffer pool. Note that FBP_ENTRY must be reinitialized with the entry pointed to by FBP_PTR when a busy state occurs to reenale free buffer pool processing.

¹ Offset from FBT_BASE+RCT[BPOOL] × 16

30.10.5.3 ATM Controller Buffers

Table 30-34 describes properties of the ATM receive and transmit buffers.

Table 30-34. Receive and Transmit Buffers

AAL	Receive		Transmit	
	Size	Alignment	Size	Alignment
AAL5	Multiple of 48 octets (except last buffer in frame)	Burst-aligned (recommended)	Any	No requirement
AAL1	At least 47 octets	Burst-aligned (recommended)	≥ 47 octets	No requirement
AAL0	52-64 octets.	Burst-aligned	52–64 octets	No requirement

30.10.5.4 AAL5 RxBD

Figure 30-46 shows the AAL5 RxBD.




Figure 30-46. AAL5 RxBD

Table 30-35 describes AAL5 RxBD fields.

Table 30-35. AAL5 RxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	E	Empty. 0 The buffer associated with this RxBD is full or data reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP does not use this BD again while E remains zero. 1 The buffer associated with this RxBD is empty or reception is in progress. This RxBD and its receive buffer are controlled by the CP. Once E is set, the core should not write any fields of this RxBD.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table of the current channel. 1 This is the last BD in the RxBD table of this current channel. After this buffer has been used, the CP receives incoming data into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been used. 1 An Rx buffer event is sent to the interrupt queue after the ATM controller uses this buffer. FCCE[GINTx] is set in the event register when INT_CNT reaches the global interrupt threshold.
	4	L	Last in frame. Set by the ATM controller for the last buffer in a frame. 0 Buffer is not last in a frame. 1 Buffer is last in a frame. ATM controller writes frame length in DL and updates the error flags.
	5	F	First in frame. Set by the ATM controller for the first buffer in a frame. 0 The buffer is not the first in a frame. 1 The buffer is the first in a frame.
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the empty bit after this BD is closed, allowing the associated buffer to be overwritten automatically when the CP next accesses this BD.
	7–9	—	Reserved, should be cleared.
	10	CLP	Cell loss priority. At least one cell associated with the current message was received with CLP = 1. May be set at the last buffer of the message.
	11	CNG	Congestion indication. The last cell associated with the current message was received with PTI middle bit set. CNG may be set at the last buffer of the message.
	12	ABRT	Abort message indication. The current message was received with Length field zero.
	13	CPUU	CPCS-UU+CPI indication. Set when the CPCS-UU+CPI field is non zero. CPUU may be set at the last buffer of the message.
	14	LNE	Rx length error. AAL5 CPCS-PDU length violation. May be set only for the last BD of the frame if the pad length is greater than 47 or less than zero octets.
	15	CRE	Rx CRC error. Indicates CRC32 error in the current AAL5 PDU. Set only for the last BD of the frame.

Table 30-35. AAL5 RxBD Field Descriptions (continued)

Offset	Bits	Name	Description
0x02	—	DL	Data length. The number of octets written by the CP into this BD's buffer. It is written by the CP once the BD is closed. In the last BD of a frame, DL contains the total frame length.
0x04		RXDBPTR	Rx data buffer pointer. Points to the first location of the associated buffer; may reside in internal or external memory. It is recommended that the pointer be burst-aligned.

30.10.5.5 AAL1 RxBD

Figure 30-47 shows the AAL1 RxBD.


**Figure 30-47. AAL1 RxBD**

Table 30-36 describes AAL1 RxBD fields.

Table 30-36. AAL1 RxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	E	Empty 0 The buffer associated with this RxBD is filled with received data or data reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP cannot use this BD again while E = 0. 1 The buffer is not full. This RxBD and its associated receive buffer are owned by the CP. Once E is set, the core should not write any fields of this RxBD.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table of the current channel. 1 This is the last BD in the RxBD table of this current channel. After this buffer is used, the CP receives incoming data into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table overall space is constrained to 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been used. 1 An Rx buffer event is sent to the interrupt queue after the ATM controller uses this buffer. FCCE[GINTx] is set when the INT_CNT reaches the global interrupt threshold.
	4	SNE	Sequence number error. SNE is set when a sequence number error is detected in the current AAL1 CES buffer.
	5	—	Reserved, should be cleared.
	6	CM	Continuous mode 0 Normal operation. 1 The empty bit (RxBD[E]) is not cleared by the CP after this BD is closed, allowing the associated buffer to be overwritten automatically when the CP next accesses this BD.
	7–15	—	Reserved, should be cleared.
0x02	—	DL	Data length. The number of octets the CP writes into the buffer once its BD is closed.
0x04	—	RXDBPTR	Rx data buffer pointer. Points to the first location of the associated buffer; may reside in either internal or external memory. It is recommended that the pointer be burst-aligned.

30.10.5.6 AAL0 RxBD

Figure 30-48 shows the AAL0 RxBD.




Figure 30-48. AAL0 RxBD

Table 30-37 describes AAL0 RxBD fields.

Table 30-37. AAL0 RxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	E	Empty 0 The buffer associated with this RxBD is filled with received data, or data reception was aborted due to an error. The core can examine or write to any fields of this RxBD. The CP does not use this BD again while E remains zero. 1 The Rx buffer is empty or reception is in progress. This RxBD and its associated receive buffer are owned by the CP. Once E is set, the core should not write any fields of this RxBD.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table of the current channel. 1 This is the last BD in the RxBD table of the current channel. After this buffer has been used, the CP will receive incoming data into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been used. 1 An Rx buffer event is sent to the interrupt queue after the ATM controller uses this buffer. FCCE[GINTx] is set when the INT_CNT reaches the global interrupt threshold.
	4–5	—	Reserved, should be cleared.
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the E bit after this BD is closed, allowing the associated buffer to be overwritten automatically when the CP next accesses this BD.
	7–9	—	Reserved, should be cleared.
	10	CRE	Rx CRC error. Indicates a CRC10 error in the current AAL0 buffer. The CRE bit is considered an error only if the received cell had a CRC10 field in the cell payload.
	11	OAM	Operation and maintenance cell. If OAM is set, the current AAL0 buffer contains an OAM cell. This cell is associated with the channel indicated by the channel code field (CC field).
	12-15	—	Reserved, should be cleared.
0x02	—	DL/CC	Data length/channel code. If RxBD[OAM] is set, this field functions as CC; otherwise, it is DL. Data length is the size in octets of this buffer (MRBLR value). Channel code specifies the channel code associated with this OAM cell.
0x04	—	RXDBPTR	Rx data buffer pointer. Points to the first location of the associated buffer; may reside in either internal or external memory. This pointer must be burst-aligned.

30.10.5.7 AAL1 CES RxBD

Refer to [Section 31.12.1, “AAL1 CES RxBD.”](#)

30.10.5.8 AAL2 RxBD

Refer to [Section 32.4.4.4, “CPS Receive Buffer Descriptor \(RxBD\).”](#)

30.10.5.9 AAL5, AAL1 CES User-Defined Cell—RxBD Extension

In user-defined cell mode, the AAL5 and AAL1 CES RxBDs are extended to 32 bytes; see [Figure 30-49](#).

NOTE

For AAL0, a complete cell, including the UDC header, is stored in the buffer; the AAL0 BD size is always 8 bytes.




Figure 30-49. User-Defined Cell—RxBD Extension

30.10.5.10 AAL5 TxBDs

[Figure 30-50](#) shows the AAL5 TxBD.




Figure 30-50. AAL5 TxBD

[Table 30-38](#) describes AAL5 TxBD fields.

Table 30-38. AAL5 TxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated buffer. The CP clears R after the buffer is sent or after an error condition is encountered. 1 The user-prepared buffer has not been sent or is currently being sent. No fields of this BD may be written by the user once R is set.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer is used, the CP sends outgoing data from the first BD in the table (the BD pointed to by the channel's TCT[TBD_BASE]). The number of TxBDs in this table is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx Buffer event is sent to the interrupt queue after this buffer is serviced. FCCE[GINTx] is set when the INT_CNT counter reaches the global interrupt threshold.
	4	L	Last in frame. Set by the user to indicate the last buffer in a frame. 0 Buffer is not last in a frame. 1 Buffer is last in a frame.
	5	—	Reserved, should be cleared.
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear R after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD. However, the R bit is cleared if an error occurs during transmission, regardless of CM.
	7-9	—	Reserved, should be cleared.
	10	CLP	The ATM cell header CLP bit of the cells associated with the current frame are ORed with this field. This field is valid only in the first BD of the frame.
	11	CNG	The ATM cell header CNG bit of the cells associated with the current frame are ORed with this field. This field is valid only in the first BD of the frame.
	12–15	—	Reserved, should be cleared.
0x02	—	DL	The number of octets the ATM controller should transmit from this BD's buffer. It is not modified by the CP. The value of DL should be greater than zero.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer, which may or may not be 8-byte-aligned. The buffer may reside in either internal or external memory. This value is not modified by the CP.

30.10.5.11 AAL1 TxBDs

Figure 30-51 shows the AAL1 TxBD.




Figure 30-51. AAL1 TxBD

Table 30-39 describes AAL1 TxBD fields.

Table 30-39. AAL1 TxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated buffer. The CP clears this bit after the buffer has been sent or after an error condition is encountered. 1 The buffer prepared for transmission by the user has not been sent or is being sent. No fields of this BD may be written by the user once R is set.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer is used, the CP sends outgoing data from the first BD in the table (the BD pointed to by the channel's TCT[TBD_BASE]). The number of TxBDs in this table is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx buffer event is sent to the interrupt queue after this buffer is serviced. FCCE[GINTx] is set when the INT_CNT counter reaches the global interrupt threshold.
	4–5	—	Reserved, should be cleared.
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the ready bit after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD.
	7–11	—	Reserved, should be cleared.
0x02	—	DL	The number of octets the ATM controller should transmit from this BD's buffer. It is not modified by the CP. The value of DL should be greater than zero.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer. The buffer may reside in either internal or external memory. This value is not modified by the CP.

30.10.5.12 AAL0 TxBDs

Figure 30-52 shows AAL0 TxBDs. Note that the data length field is calculated internally as 52 bytes, plus the extra header length (defined in FPSMR[TEHS]) when in UDC mode.




Figure 30-52. AAL0 TxBDs

Table 30-40 describes AAL0 TxBD fields.

Table 30-40. AAL0 TxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	R	Ready 0 The buffer is not ready for transmission. The user can manipulate this BD or its buffer. The CP clears R after the buffer has been sent or after an error occurs. 1 The buffer that the user prepared for transmission has not been sent or is being sent. No fields of this BD may be written by the user once R is set.
	1	—	Reserved, should be cleared.
	2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer is used, the CP sends outgoing data from the first BD in the table (the BD pointed to by the channel's TCT[TBD_BASE]). The number of TxBDs in this table is determined by the W bit. The current table is constrained to 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx buffer event is sent to the interrupt queue after this buffer is serviced. FCCE[GINTx] is set when the INT_CNT counter reaches the global interrupt threshold.
	4–5	—	Reserved, should be cleared.
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the ready bit after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD.
	7–10	—	Reserved, should be cleared.
	11	OAM	Operation and maintenance cell. If OAM is set, the current AAL0 buffer contains an F5 or F4 OAM cell. Performance monitoring calculations are not done on OAM cells.
	11–15	—	Reserved, should be cleared.
0x02	—	—	Reserved, should be cleared.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer, which may or may not be 8-byte-aligned. The buffer may reside in either internal or external memory. This value is not modified by the CP.

30.10.5.13 AAL1 CES TxBDs

Refer to Section 31.12.2, “AAL1 CES TxBDs

30.10.5.14 AAL2 TxBDs

Refer to [Section 32.3.5.5, “SSSAR Transmit Buffer Descriptor.”](#)

30.10.5.15 AAL5, AAL1 User-Defined Cell—TxBD Extension

In user-defined cell mode, the AAL5 and AAL1 TxBDs are extended to 32 bytes; see [Figure 30-53](#).

NOTE

For AAL0 a complete cell, including the UDC header, is stored in the buffer; the AAL0 BD size is always 8 bytes.




Figure 30-53. User-Defined Cell—TxBD Extension

30.10.6 AAL1 Sequence Number (SN) Protection Table

The 32-byte sequence number protection table, pointed to by AAL1_SNPT_BASE in the ATM parameter RAM, resides in dual-port RAM and is used for AAL1 only. The table should be initialized according to [Figure 30-54](#).

Offset	Value
Offset + 0x00	0x0000
Offset + 0x02	0x0007
Offset + 0x04	0x000D
Offset + 0x06	0x000A
Offset + 0x08	0x000E
Offset + 0x0A	0x0009
Offset + 0x0C	0x0003
Offset + 0x0E	0x0004
Offset + 0x10	0x000B
Offset + 0x12	0x000C
Offset + 0x14	0x0006
Offset + 0x16	0x0001
Offset + 0x18	0x0005
Offset + 0x1A	0x0002
Offset + 0x1C	0x0008
Offset + 0x1E	0x000F

Figure 30-54. AAL1 Sequence Number (SN) Protection Table

30.10.7 UNI Statistics Table

The UNI statistics table, shown in [Table 30-41](#), resides in the dual-port RAM and holds UNI statistics parameters. UNI_STATT_BASE points to the base address of this table. Each PHY's own table has a starting address given by UNI_STATT_BASE+ PHY# × 8.

Table 30-41. UNI Statistics Table

Offset ¹	Name	Width	Description
0x00	UTOPIAE	Hword	Counts cells dropped as a result of UTOPIA/ATM protocol violations. Violations include the following: <ol style="list-style-type: none"> 1. Parity error 2. HEC error 3. Invalid timing of RxSOC. If RxClav is asserted for the selected PHY, RxSOC should be asserted the cycle immediately following the assertion of RXENB. A violation occurs if RxSOC is not asserted at that time (i.e. is late or is missing).
0x02	MIC_COUNT	Hword	Counts misinserted cells dropped as a result of address look-up failure.
0x04	CRC10E_COUNT	Hword	Counts cells dropped as a result of CRC10 failure. AAL5-ABR only.
0x06	—	Hword	Reserved, should be cleared.

¹ Offset from UNI_STATT_BASE+PHY# × 8

30.11 ATM Exceptions

The ATM controller interrupt handling involves two principal data structures: FCCEs (FCC event registers) and circular interrupt queues.

Four priority interrupt queues are available. By programming RCT[INTQ] and TCT[INTQ], the user determines which queue receives the interrupt. Channel Rx buffer, Rx frame, or Tx buffer events can be masked by clearing interrupt mask bits in RCT and TCT.

After an interrupt request, the host reads FCCE. If FCCE[GINT_x] = 1, at least one entry was added to one of the interrupt queues. After clearing FCCE[GINT_x], the host processes the valid interrupt queue entries and clears each entry's valid bit. The host follows this procedure until it reaches an entry with V = 0. See [Section 30.11.2, "Interrupt Queue Entry."](#)

The host controls the number of interrupts sent to the core using a down counter in the interrupt queue's parameter table; see [Section 30.11.3](#). For each event sent to an interrupt queue, a counter (that has been initialized to a threshold number of interrupts) is decremented. When the counter reaches zero, the global interrupt, FCCE[GINT_x], is set.

30.11.1 Interrupt Queues

Interrupt queues are located in external memory. The parameters of each queue are stored in a table. See [Section 30.11.3, "Interrupt Queue Parameter Tables."](#)

When an interrupt occurs, the CP writes a new entry to the interrupt queue, the V bit is set, and the queue pointer (INTQ_PTR) is incremented. Once the CP uses an entry with W = 1, it returns to the first entry in

the queue. If the CP tries to overwrite a valid entry ($V = 1$), an overflow condition occurs and the queue's overflow flag, $FCCE[INTOx]$, is set.

The interrupt queue structure is displayed in [Figure 30-55](#).




Figure 30-55. Interrupt Queue Structure

30.11.2 Interrupt Queue Entry

Each one-word interrupt queue entry provides detailed interrupt information to the host. [Figure 30-56](#) shows an entry.




Figure 30-56. Interrupt Queue Entry

[Table 30-42](#) describes interrupt queue entry fields.

Table 30-42. Interrupt Queue Entry Field Description

Offset	Bits	Name	Description
0x00	0	V	Valid interrupt entry 0 This interrupt queue entry is free and can be use by the CP. 1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.
	1	—	Reserved, should be cleared.
	2	W	Wrap bit. When set, this is the last interrupt circular table entry. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3–10	—	Reserved, should be cleared.
	11	TBNR	Tx buffer-not-ready. Set when a transmit buffer-not-ready interrupt is issued. This interrupt is issued when the CP tries to open a TxBD that is not ready (R = 0). This interrupt is sent only if TCT[BNM] = 1. This interrupt has an associated channel code. Note that for AAL5, this interrupt is sent only if frame transmission is started. In this case, an abort frame transmission is sent (last cell with length=0), the channel is taken out of the APC, and the TCT[VCON] flag is cleared.
	12	RXF	Rx frame. RXF is set when an Rx frame interrupt is issued. This interrupt is issued at the end of AAL5 PDU reception. This interrupt is issued only if RCT[RXFM] = 1. This interrupt has an associated channel code.
	13	BSY	Busy condition. The BD table or the free buffer pool associated with this channel is busy. Cells were discarded due to this condition. This interrupt has an associated channel code.
	14	TXB	Tx buffer. TXB is set when a transmit buffer interrupt is issued. This interrupt is enabled when both TxBD[I] and TCT[IMK] = 1. This interrupt has an associated channel code.
0x02	15	RXB	Rx buffer. RXB is set when an Rx buffer interrupt is issued. This interrupt is enabled when both RxBD[I] and RCT[RXBM] = 1. This interrupt has an associated channel code.
	—	CC	Channel code specifies the channel associated with this interrupt.

30.11.3 Interrupt Queue Parameter Tables

The interrupt queue parameters are held in parameter tables in the dual-port RAM; see [Table 30-43](#). INTT_BASE in the parameter RAM points to the base address of these tables. Each of the four interrupt queues has its own parameter table with a starting address given by $\text{INTT_BASE} + \text{RCT/TCT}[\text{INTQ}] \times 16$.

Table 30-43. Interrupt Queue Parameter Table

Offset ₁	Name	Width	Description
0x00	INTQ_BASE	Word	Base address of the interrupt queue. User-defined.
0x04	INTQ_PTR	Word	Pointer to interrupt queue entry. Initialize to INTQ_BASE.
0x08	INT_CNT	Half Word	Interrupt counter. Initialize with INT_ICNT. The CP decrements INT_CNT for each interrupt. When INT_CNT reaches zero, the queue's global interrupt flag FCCE[GINTx] is set.

Table 30-43. Interrupt Queue Parameter Table (continued)

Offset ¹	Name	Width	Description
0x0A	INT_ICNT	Half Word	Interrupt initial count. User-defined global interrupt threshold—the number of interrupts required before the CP issues a global interrupt (FCCE[GINTx]).
0x0C	INTQ_ENTRY	Word	Interrupt queue entry. Must be initialized to the entry pointed to by INTQ_PTR, which is initially the first empty entry of the queue. Note that after an overrun occurs, this entry must be reset to the entry pointed to by INTQ_PTR to reenable interrupt processing.

¹ Offset from INTT_BASE+RCT/TCT[INTQ] × 16

30.12 The UTOPIA Interface

The ATM controller interfaces with a PHY device through the UTOPIA interface. The PowerQUICC II supports UTOPIA level 2 for both master and slave modes.

30.12.1 UTOPIA Interface Master Mode

Cell transfer on an ATM device (with single or multiple PHYs) uses cell-level handshaking as defined in the UTOPIA standards. The FCC does not pause cell transmission by the PHY and does not stop receiving cells from the PHY.

UTOPIA master signals are shown in [Figure 30-57](#).




Figure 30-57. UTOPIA Master Mode Signals

[Table 30-44](#) describes UTOPIA master mode signals.

Table 30-44. UTOPIA Master Mode Signal Descriptions

Signal	Description
TxDATA[15-0]/[7-0]	Carries transmit data from the ATM controller to a PHY device. TxDATA[15]/[7] is the msb when using UTOPIA 16/8, TxDATA[0] is the lsb.
TxSOC	Transmit start of cell. Asserted by the ATM controller when the first byte of a cell is sent on TxDATA lines.
TxENB	Transmit enable. Asserted by the ATM controller when valid data is placed on the TxDATA lines.

Table 30-44. UTOPIA Master Mode Signal Descriptions (continued)

Signal	Description
TxClaV/TxCLAV[3–0]	Transmit cell available. Asserted by the PHY device to indicate that the PHY has room for a complete cell.
TxPRTY	Transmit parity. Asserted by the ATM controller. It is an odd parity bit over the TxDATA bits.
TxCCLK	Transmit clock. Provides the synchronization reference for the TxDATA, TxSOC, $\overline{\text{TxENB}}$, TxCLAV, TxPRTY signals. All the above signals are sampled at low-to-high transitions of TxCLK.
TxADD[4–0]	Transmit address. Address bus from the ATM controller to the PHY device used to select the appropriate M-PHY device. Each M-PHY device needs to maintain its address. TxADD[4] is the msb.
RxDATA[15–0]/[7–0]	Carries receive data from the PHY to the ATM controller. RxDATA[15]/[7] is the msb when using UTOPIA 16/8, RxDATA[0] is the lsb.
RxSOC	Receive start of cell. Asserted by the PHY device as the first byte of a cell is received on RxDATA.
$\overline{\text{RxENB}}$	Receive enable. An ATM controller asserts to indicate that RxDATA and RxSOC will be sampled at the end of the next RxCLK cycle. For multiple PHYs, $\overline{\text{RxENB}}$ is used to three-state RxDATA and RxSOC at each PHY's output. RxDATA and RxSOC should be enabled only in cycles after those with $\overline{\text{RxENB}}$ asserted.
RxClaV/RxCLAV[3–0]	Receive cell available. Asserted by a PHY device when it has a complete cell to give the ATM controller.
RxPRTY	Receive parity. Asserted by the PHY device. It is an odd parity bit over the RxDATA. If there is a RxPRTY error and the receive parity check FPSMR[RxP] is cleared, the cell is discarded. See Section 30.13.2, “FCC Protocol-Specific Mode Register (FPSMR),” and Section 30.10.7, “UNI Statistics Table.”
RxCLK	Receiver clock. Synchronization reference for RxDATA, RxSOC, $\overline{\text{RxENB}}$, RxCLAV, and RxPRTY, all of which are sampled at low-to-high transitions of RxCLK.
RxADD[4–0]	Receive address. Address bus from the ATM controller to the PHY device used to select the appropriate M-PHY device. Each M-PHY device needs to maintain its address. RxADD[4] is the msb.

30.12.1.1 UTOPIA Master Multiple PHY Operation

The PowerQUICC II supports two polling modes:

- Direct polling uses CLAV[3–0] with PHY selection using ADD[1–0]. Up to four PHYs can be supported.
- Single CLAV polling uses Clav and ADD[4–0]. ATM controller polls all active PHYs starting from PHY address 0x0 to the address written in FPSMR[*LAST_PHY*]. Up to 31 PHY devices are supported.

Both modes support round-robin priority or fixed priority, described in [Section 30.13.2, “FCC Protocol-Specific Mode Register \(FPSMR\).”](#)

30.12.2 UTOPIA Interface Slave Mode

In UTOPIA slave mode (single or multiple PHY), cells are transferred using cell-level and octet-level handshakes as defined by the UTOPIA level-2 standard. The FCC allows cell transfer to be halted or paused. If the master negates $\overline{\text{TXENB}}$, the cell that the FCC is transmitting is halted. If the master negates $\overline{\text{RXENB}}$, the cell that the FCC is receiving is paused. Note the following restriction on halting a cell transfer: there cannot be a halt immediately before the transfer of the last data word. There is no restriction on pausing a cell transfer.

UTOPIA slave signals are shown in Figure 30-58.




Figure 30-58. UTOPIA Slave Mode Signals

Table 30-45 describes UTOPIA slave mode signals.

Table 30-45. UTOPIA Slave Mode Signals

Signal	Description
TxDATA[15-0]/[7-0]	Transmit data bus. Carries transmit data from the ATM controller to the master device. TxDATA[15]/[7] is the msb, TxDATA[0] is the lsb.
TxSOC	Transmit start of cell. Asserted by an ATM controller as the first byte of a cell is sent on the TxDATA lines.
$\overline{\text{TxENB}}$	Transmit enable. An input to the ATM controller. It is asserted by the UTOPIA master to signal the slave to send data in the next TxCLK cycle.
TxCLAV	Transmit cell available. Asserted by the ATM controller to indicate it has a complete cell to transmit.
TxPRTY	Transmit parity. Asserted by the ATM controller. It is an odd parity bit over the TxDATA.
TxCLK	Transmit clock. Provides the synchronization reference for the TxDATA, TxSOC, $\overline{\text{TxENB}}$, TxCLAV, and TxPRTY signals. All of the above signals are sampled at low-to-high transitions of TxCLK.
TxADD[4-0]	Transmit address. Address bus from the master to the ATM controller used to select the appropriate M-PHY device.
RxDATA[15-0]/[7-0]	Receive data bus. Carries receive data from the master to the ATM controller. RxDATA[15]/[7] is the msb, RxDATA[0] is the lsb.
RxSOC	Receive start of cell. Asserted by the master device whenever the first byte of a cell is being received on the RxDATA lines.

Table 30-45. UTOPIA Slave Mode Signals (continued)

Signal	Description
$\overline{\text{RxENB}}$	Receive enable. Asserted by the master device to signal the slave to sample the RxDATA and RxSOC signals.
RxCLAV	Receive cell available. Asserted by the ATM controller to indicate it can receive a complete cell.
RxPRTY	Receive parity. Asserted by the PHY device. It is an odd parity bit over the RxDATA[15–0]. If there is a RxPRTY error and the receive parity check FPSMR[RxP] is cleared, the cell is discarded. See Section 30.13.2, “FCC Protocol-Specific Mode Register (FPSMR),” and Section 30.10.7, “UNI Statistics Table.”
RxCLK	Receive clock. Provides the synchronization reference for the RxDATA, RxSOC, $\overline{\text{RxENB}}$, RxCLAV, and RxPRTY signals. All the above signals are sampled at low-to-high transitions of RxCLK.
RxADD[4–0]	Receive address. Address bus from master to the ATM controller device used to select the appropriate M-PHY device.

30.12.2.1 UTOPIA Slave Multiple PHY Operation

The user should write the ATM controller PHY address in FPSMR[PHY ID].

30.12.2.2 UTOPIA Clocking Modes

The UTOPIA clock can be generated internally or externally. If the UTOPIA clock is to be generated internally, the user should assign one of the baud-rate generators to supply the UTOPIA clock. See [Chapter 16, “CPM Multiplexing.”](#)

30.12.2.3 UTOPIA Loop-Back Modes

The UTOPIA interface supports loop-back mode. In this mode, the Rx and Tx UTOPIA signals are shorted internally. Output pins are driven; input pins are ignored.

Note that in loop-back mode, the transmitter and receiver must operate in complementary modes. For example, if the transmitter is master, the receiver must be a slave (FPSMR[TUMS] = 0, FPSMR[RUMS] = 1).

Modes are selected through GFMR[DIAG], as shown in [Table 30-46](#).

Table 30-46. UTOPIA Loop-Back Modes

DIAG	Description
00	Normal mode
01	Loop-back. UTOPIA Rx and Tx signals are shorted internally. Output pins are driven, input pins are ignored.
1x	Reserved

30.13 ATM Registers

The following sections describe the configuration of the registers in ATM mode.

30.13.1 General FCC Mode Register (GFMR)

The GFMR mode field should be programmed for ATM mode. To enable transmit and receive functions, ENT and ENR must be set as the last step in the initialization process. Full GFMR details are given in Section 29.2, “General FCC Mode Registers (GFMRx).”

30.13.2 FCC Protocol-Specific Mode Register (FPSMR)

The FCC protocol-specific mode register (FPSMR), shown in Figure 30-59, controls various protocol-specific FCC functions. The user should initialize the FPSMR. Erratic behavior may result if there is an attempt to write to the FPSMR while the transmitter and receiver are enabled.

	0	3	4	7	8	9	10	11	15							
Field	TEHS			REHS			ICD	TUMS	RUMS	LAST PHY/PHY ID						
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x11304 (FPSMR1), 0x11324 (FPSMR2), 0x11344(FPSMR3)															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	—	TPRI	TUDC	RUDC	RXP	TUMP	—	TSIZE	RSIZE	UPRM	UPLM	RUMP	HECI	HECC	COS	
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x11306 (FPSMR1), 0x11326 (FPSMR2), 0x11346 (FPSMR3)															

Figure 30-59. FCC ATM Mode Register (FPSMR)

Table 30-47 describes FPSMR fields.

Table 30-47. FCC ATM Mode Register (FPSMR)

Bits	Name	Description
0–3	TEHS	Transmit extra header size. Used only in user-defined cell mode to hold the Tx user-defined cells’ extra header size. Values between 0–11 are valid. TEHS = 0 generates 1 byte of extra header; TEHS = 11 generates 12 bytes of extra header. Note: When working with a 16-bit UTOPIA interface, TEHS must represent an even number of header bytes (so the actual programmed value should be odd). Note: For IMA ¹ there is no extra header support for User defined cells so these bits should be programmed to zero for IMA support.
4–7	REHS	Receive extra header size. Used only in user-defined cell mode to hold the Rx user-defined cells’ extra header size. Values between 0–11 are valid. For REHS = 0, the receiver expects 1 byte of extra header; for REHS = 11, it expects 12 bytes of extra header. Note: When working with a 16-bit UTOPIA interface, REHS must represent an even number of header bytes (so the actual programmed value should be odd). Note: For IMA ¹ there is no extra header support for User defined cells so these bits should be programmed to zero for IMA support.

Table 30-47. FCC ATM Mode Register (FPSMR) (continued)

Bits	Name	Description
8	ICD	<p>Idle cells discard</p> <p>0 Discard idle cells (GFC, VPI, VCI, PTI =0)</p> <p>1 Do not discard idle cells</p> <p>Note: For IMA¹ It is recommended to program ICD=1 so that idle cells will not be discarded. Idle cells should not occur on an IMA link, and their presence indicates an IMA protocol violation. Software should disable the discarding of idle cells, route the idle cells to a dedicated channel, and treat reception of cells on that dedicated channel as an indication of a system or system configuration error</p>
9	TUMS	<p>Transmit UTOPIA master/slave mode</p> <p>0 Transmit UTOPIA master mode is selected (Use this mode for IMA support¹)</p> <p>1 Transmit UTOPIA slave mode is selected</p>
10	RUMS	<p>Receive UTOPIA master/slave mode</p> <p>0 Receive UTOPIA master mode is selected (Use this mode for IMA support¹)</p> <p>1 Receive UTOPIA slave mode is selected</p>
11–15	LAST PHY/ PHY ID	<p>Last PHY. (Multiple PHY master mode only.) The UTOPIA interface polls all PHYs starting from PHY address 0 and ending with the PHY address specified in LAST PHY. (The number of active PHYs are LAST PHY+1). LAST PHY should be specified in both single-Clav and direct-polling modes.</p> <p>PHY ID. (Multiple PHY slave mode only.) Determines the PHY address of the ATM controller when configured as a slave in a multiple PHY ATM port.</p> <p>Note: For IMA¹ support this field must be programmed to the PHY address of the last PHY device; it is unrelated to the “virtual PHY number” for the IMA group programmed into VPHYNUM.</p>
16–17	—	Reserved, should be cleared.
18	TPRI	<p>Transmitter priority. Used to adjust the default priority of the FCC transmitter. It is strongly recommended to set TPRI when in multi-PHY mode, or in single-PHY mode if the maximal bit rate (either internal or external rate) is higher than that of the other FCCs; for other modes, it should remain cleared.</p> <p>0 Default operation</p> <p>1 Prevents elevation to emergency mode</p> <p>Refer to Table 14-2.</p>
19	TUDC	<p>Transmit user-defined cells</p> <p>0 Regular 53-byte cells (Disable this mode for IMA support¹)</p> <p>1 User-defined cells</p>
20	RUDC	<p>Receive user-defined cells</p> <p>0 Regular 53-byte cells (Disable this mode for IMA support¹)</p> <p>1 User-defined cells</p>
21	RxP	<p>Receive parity check.</p> <p>0 Check Rx parity line</p> <p>1 Do not check Rx parity line</p>
22	TUMP	<p>Transmit UTOPIA multiple PHY mode</p> <p>0 Transmit UTOPIA single PHY mode is selected</p> <p>1 Transmit UTOPIA multiple PHY mode is selected (Use this mode for IMA support¹)</p>
23	—	Reserved, should be cleared.

Table 30-47. FCC ATM Mode Register (FPSMR) (continued)

Bits	Name	Description
24	TSIZE	Transmit UTOPIA data bus size 0 UTOPIA 8-bit data bus size 1 UTOPIA 16-bit data bus size
25	RSIZE	Receive UTOPIA data bus size 0 UTOPIA 8-bit data bus size 1 UTOPIA 16-bit data bus size
26	UPRM	UTOPIA priority mode. 0 Round robin. Polling is done from PHY zero to the PHY specified in LAST PHY. When a PHY is selected, the UTOPIA interface continues to poll the next PHY in order. 1 Fixed priority. Polling is done from PHY zero to the PHY specified in LAST PHY. When a PHY is selected, the UTOPIA interface continues to poll from PHY zero.
27	UPLM	UTOPIA polling mode. 0 Single Clav polling. Polling is done using Add[4–0] and Clav. Selection is done using Add[4–0]. Up to 31 PHYs can be polled. 1 Direct polling. Polling is done using Clav[3–0]. Selection is done using Add[1–0]. Up to 4 PHYs can be polled.
28	RUMP	Receive UTOPIA multiple PHY mode. 0 Receive UTOPIA single PHY mode is selected 1 Receive UTOPIA multiple PHY mode is selected (Use this mode for IMA support ¹)
29	HECI	HEC included. Used in UDC mode only. 0 HEC octet is not included when UDC mode is enabled. 1 HEC octet is included when UDC mode is enabled.
30	HECC	Receive HEC check 0 Do not check Rx HEC 1 Check Rx HEC. HEC errors are reported in UTOPIAE counter (see Section 30.10.7, “UNI Statistics Table”). This option can be used only in UTIPIA 8-bit data bus size.
31	COS	Coset mode enable 0 Check Rx HEC with no COSET 1 Check Rx HEC with COSET mode enabled

¹ MPC8264 and MPC8266 only.

30.13.3 ATM Event Register (FCCE)/Mask Register (FCCM)

The FCCE register is the ATM controller event register when the FCC operates in ATM mode. When it recognizes an event, the ATM controller sets the corresponding FCCE bit. Interrupts generated by this register can be masked in FCCM. FCCE is memory-mapped and can be read at any time. Bits are cleared by writing ones to them; writing zeros has no effect. Unmasked bits must be cleared before the CP clears the internal interrupt request.

FCCM is the ATM controller mask register. The FCCM has the same bit format as FCCE. Setting an FCCM bit enables and clearing a bit masks the corresponding interrupt in the FCCE.

	0	4	5	6	7	8	9	10	11	12	13	14	15	
Field	—			TIRU	GRLI	GBPB	GINT3	GINT2	GINT1	GINT0	INTO3	INTO2	INTO1	INTO0
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x0x11310 (FCCE1), 0x0x11330 (FCCE2), 0x0x11350 (FCCE3)/ 0x0x11314 (FCCM1), 0x0x11334 (FCCM2), 0x0x11354 (FCCM3)													
	16												31	
Field	—													
Reset	0000_0000_0000_0000													
R/W	R/W													
Addr	0x11312 (FCCE1), 0x11332 (FCCE2), 0x11352 (FCCE3)/ 0x11316 (FCCM1), 0x11336 (FCCM2), 0x11356 (FCCM3)													

Figure 30-60. ATM Event Register (FCCE)/FCC Mask Register (FCCM)

Table 30-48 describes FCCE fields.

Table 30-48. FCCE/FCCM Field Descriptions

Bits	Name	Description
0–4	—	Reserved, should be cleared.
5	TIRU	Transmit internal rate underrun. A cumulative lag of seven cells has formed between the programmable rate and the actual rate for a specific Phy. A transmit internal rate counter expired and a cell was not sent, either because of slow CPM performance or slow PHY performance. TIRU may be set only when using transmit internal rate mode; see Section 30.13.4, “FCC Transmit Internal Rate Registers (FTIRRx) (FCC1 and FCC2 Only).”
6	GRLI	Global red-line interrupt. GRLI is set when a free buffer pool’s RLI flag is set. The RLI flag is also set in the free buffer pool’s parameter table.
7	GBPB	Global buffer pool busy interrupt. GBPB is set when a free buffer pool’s BUSY flag is set. The BUSY flag is also set in the free buffer pool’s parameter table.
8–11	GINTx	Global interrupt. Set when the number of events sent to the corresponding interrupt queue reaches the corresponding event threshold. See Section 30.11, “ATM Exceptions.”
12–15	INTOx	Interrupt queue overflow. Set when an overflow condition occurs in the corresponding interrupt queue. This occurs when the CP attempts to overwrite a valid interrupt entry. See Section 30.11.1, “Interrupt Queues.”
16–31	—	Reserved, should be cleared.

30.13.4 FCC Transmit Internal Rate Registers (FTIRRx) (FCC1 and FCC2 Only)

NOTE

The source clock of the internal rate timers is the BRGs clock, which is configured in CMXUAR. THE frequency of this clock must be less than one half of the FCC Tx clock of the UTOPIA interface.

The first four PHY devices (address 00–03) on FCC1 and FCC2 have their own transmit internal rate registers (FTIRR_x_PHY0–FTIRR_x_PHY3) for use in transmit internal rate mode. In this mode, the total transmission rate is determined by FCC internal rate timers. As a master, the controller only polls the PHY’s Clav status at the rate determined by the internal rate. As a slave, the controller attempts to insert cells into the FIFO at the internal rate. The controller can handle a lag of up to seven cells per PHY between the programmable and actual bus rate. When the cell count mismatch reaches seven, TIRU event is reported, see [Section 30.13.3, “ATM Event Register \(FCCE\)/Mask Register \(FCCM\).”](#) Note that a mismatch occurs if the PHY rate or the CPM performance are lower than the internal rate. FTIRR_x, shown in [Figure 30-61](#), includes the initial value of the internal rate timer. The source clock of the internal rate timers is supplied by one of four baud-rate generators selected in CMXUAR; see [Section 16.4.1, “CMX UTOPIA Address Register \(CMXUAR\).”](#) Note that in slave mode, FTIRR_x_PHY0 is used regardless of the slave PHY address.

Field	0	1	2	3	4	5	6	7
	TRM	Initial Value						
Reset	0000_0000							
R/W	R/W							
Addr	FCC1: 0x0x1131C (FTIRR1_PHY0), 0x0x1131D (FTIRR1_PHY1), 0x0x1131E (FTIRR1_PHY2), 0x0x1131F (FTIRR1_PHY3) FCC2: 0x0x1133C (FTIRR2_PHY0), 0x0x1133D (FTIRR2_PHY1), 0x0x1133E (FTIRR2_PHY2), 0x0x1133F (FTIRR2_PHY3)							

Figure 30-61. FCC Transmit Internal Rate Registers (FTIRR_x)

[Table 30-49](#) describes FTIRR_x fields.

Table 30-49. FTIRR_x Field Descriptions

Bits	Name	Description
0	TRM	Transmit mode. 0 External rate mode. 1 Internal rate mode.
1–7	Initial Value	The initial value of the internal rate timer. A value of 0x7F produces the minimum clock rate (BRG CLK divided by 128); 0x00 produces the maximum clock rate (BRG CLK divided by 1).

[Figure 30-62](#) shows how transmit clocks are determined.




Figure 30-62. FCC Transmit Internal Rate Clocking

Example:

Suppose the PowerQUICC II is connected to four 155 Mbps PHY devices and the maximum transmission rate is 155 Mbps for the first PHY and 10 Mbps for the rest of the PHYs. The BRG CLK should be set according to the highest rate. If the CPM clock is 133 MHz and the BRG CLK is 66 MHz, the BRG should be programmed to divide the CPM clock by 181 to generate cell transmit requests every 362 system clocks:

$$\frac{(66\text{MHz} \times (53 \times 8))}{155.52\text{Mbps}} = 181$$

For the 155 Mbps PHY, the FTIRR divider should be programmed to zero (the BRG CLK is divided by one); for the rest of the 10 Mbps PHYs, the FTIRR divider should be programmed to 14 (the BRG CLK is divided by 15).

See also [Section 30.16.1, “Using Transmit Internal Rate Mode.”](#)

30.14 ATM Transmit Command

The CPM command set includes an ATM TRANSMIT that can be sent to the CP command register (CPCR), described in Section 14.4.1.

The ATM TRANSMIT command (CPCR[opcode] = 0b1010, CPCR[SBC[code]] = 0b01110, CPCR[SBC[page]] = 0b00100 or 0b00101 (FCC1 or FCC2), CPCR[MCN] = 0b0000_1010) turns a passive channel into an active channel by inserting it into the APC scheduling table. Note that an ATM TRANSMIT command should be issued only after the channel’s TCT is completely initialized and the channel has BDs ready to transmit. Note also that CPCR[SBC[code]] = 0b01110 and not FCC1 or FCC2 code.

Before issuing the command, the user should initialize COMM_INFO fields in the parameter RAM as described in [Figure 30-63](#).

Offset	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0x86	—				CTB		PHY#				ACT		PRI			
0x88	Channel Code (CC)															
0x8A	BT															

Figure 30-63. COMM_INFO Field

[Table 30-50](#) describes COMM_INFO fields.

Table 30-50. COMM_INFO Field Descriptions

Offset	Bits	Name	Description
0x86	0–4	—	Reserved, should be cleared.
	5	CTB	Connection tables bus. Used for external channels only 0 External connection tables reside on the 60x bus. 1 External connection tables reside on the local bus.
	6–10	PHY#	PHY number. In single PHY mode this field should be cleared In multiple PHY mode this field is an index to the APC parameter table associated with this channel.
	11–12	ACT	ATM channel type 00 Other channel 01 VBR channel 1x Reserved
	13-15	PRI	APC priority level. 000 Highest priority (APC_LEVEL1) 111 Lowest priority (APC_LEVEL8).
0x88	0-15	CC	Channel code. The channel code associated with the current channel.
0x8A	0-15	BT	Burst tolerance. For use by VBR channels only (ACT field is 0b01). Specifies the initial burst tolerance (GCRA burst credit) of the current VC.

30.15 SRTS Generation and Clock Recovery Using External Logic

The PowerQUICC II supports SRTS generation using external logic. If SRTS generation is enabled (TCT[SRT] = 1), the PowerQUICC II reads SRTS[0–3] from the external SRTS logic and inserts it into 4 cells whose SN fields equal 1, 3, 5, and 7, as shown in Figure 30-64.




Figure 30-64. AAL1 CES SRTS Generation Using External Logic

For every eight cells, the external SRTS logic should supply a valid SRTS code. The CP reads the SRTS code from the bus selected in TCT[BIB] using a DMA read cycle of 1-byte data size. Each AAL1 CES channel can be programmed to select one of 16 addresses available for reading the SRTS result. The SRTS code should be placed on the least-significant nibble of that address (SRTS[0]=lsb, SRTS[3]=msb). The SRTS is synchronized with the sequence count cycle—SRTS[0] is inserted into the cell with SN = 7; SRTS[3] is inserted into the cell with SN = 1. For every eighth AAL1 CES SAR PDU, the SRTS logic

samples a new SRTS and stores it internally. The SRTS is a sample of a 4-bit counter with a 2.43-MHz reference clock (for E1/T1) synchronized with the network clock.

The PowerQUICC II supports clock recovery using an external SRTS PLL. If SRTS recovery is enabled ($RCT[SRT]=1$), the PowerQUICC II tracks the SRTS from four incoming cells whose SN field equals 1, 3, 5, and 7 and writes the result to external SRTS logic, as shown in [Figure 30-65](#).




Figure 30-65. AAL1 CES SRTS Clock Recovery Using External Logic

On every eighth cell, the PowerQUICC II writes a new SRTS code to the external logic using the bus selected in $RCT[BIB]$. The CP writes the SRTS code using a DMA write cycle of 1-byte data size. Each AAL1 CES channel can be programmed to select one of 16 addresses available for writing the SRTS result. The SRTS code is written to the least-significant nibble of that address ($SRTS[0]=lsb$, $SRTS[3]=msb$). The SRTS is synchronized with the sequence count cycle— $SRTS[3]$ is read from the cell with $SN = 1$ and $SRTS[0]$ is read from the cell with $SN = 7$. The SRTS PLL makes periodic clock adjustments based on the difference between a locally generated SRTS and a remotely generated SRTS retrieved every eight received cells.

30.16 Configuring the ATM Controller for Maximum CPM Performance

The following sections recommend ATM controller configurations to maximize CPM performance.

30.16.1 Using Transmit Internal Rate Mode

When the total transmit rate is less than the PHY rate, use the transmit internal rate mode and configure the internal rate clock to the maximum bit rate required. (See [30.2.1.5, “Transmit External Rate and Internal Rate Modes.”](#)) The PHY then automatically fills the unused bandwidth with idle cells, not the ATM controller. If the internal rate mode is not used, CPM performance is consumed generating the idle cell payload and using the scheduling algorithm to fill the unused bandwidth at the higher PHY rate.

For example, suppose a system uses a 155.52-Mbps OC-3 device as PHY0, but the maximum required data rate is only 100 Mbps. In transmit internal rate mode, the user can configure the internal rate mechanism to clock the ATM transmitter at a cell rate of 100 Mbps. If the system clock is 133 MHz, program a BRG to divide the system clock by 563 to generate a transmit cell request every 563 CPM clocks:

$$\frac{(133\text{MHz} \times (53 \times 8))}{100\text{Mbps}} = 563$$

Set FTIRR_x_PHY0[TRM] to enable the transmit internal rate mode and clear FTIRR_x_PHY0[Initial Value] since there is no need to further divide the BRG. See [Section 30.13.4, “FCC Transmit Internal Rate Registers \(FTIRR_x\) \(FCC1 and FCC2 Only\).”](#)

In external rate mode, however, the transmit cell request frequency is determined by the PHY’s maximum rate, not by internal FCC counters. If an OC-3 PHY is used with the ATM controller in external rate mode, the requests must be generated every 362 CPM clocks (assuming a 133-MHz CPM clock). If only 100 Mbps is used for real data, 36% of the transmit cell requests consume CPM processing time sending idle cells.

30.16.2 APC Configuration

Maximizing the number of cells per slot (CPS) and minimizing the priority levels defined in the APC data structure improves CPM performance:

- Cells per slot. CPS defines the maximum number of ATM cells allowed to be sent during a time slot. (See [Section 30.3.3.1, “Determining the Cells Per Slot \(CPS\) in a Scheduling Table.”](#)) The scheduling algorithm is more efficient sending multiple cells per time slot using the linked-channel field. Therefore, choose the maximum number of cells per slot allowed by the application.
- Priority levels. The user can configure the APC data structure to have from one to eight priority levels. (See [Section 30.3.6, “Determining the Priority of an ATM Channel.”](#)) For each time slot, the scheduling algorithm scans all priority levels and maintains pointers for each level. Therefore, enable only the minimum number of priority levels required.

30.16.3 Buffer Configuration

Using statically allocated buffers of optimal sizes also improves CPM performance:

- Buffer size. Opening and closing buffer descriptors consumes CPM processing time. Because smaller buffers require more opening and closing of BDs, the optimal buffer size for maximum CPM performance is equal to the packet size (an AAL5 frame, for example).
- Free buffer pool. When the free buffer pool is used, the CPM dynamically allocates buffers and links them to a channel’s BD. In static buffer allocation, the core assigns a fixed data buffer to each BD. (See [Section 30.10.5.2, “Receive Buffer Operation.”](#)) When allowed by the application, use static buffer allocation to increase CPM performance.

Chapter 31

ATM AAL1 Circuit Emulation Service

NOTE

The functionality described in this chapter is not available on the MPC8250 nor on .29 μ m (HiP3) rev A.1 silicon.

Refer to www.freescale.com for the latest RAM microcode packages that support enhancements.

This chapter describes implementation of circuit emulation service (CES) using ATM adaptation layer type 1 (AAL1) on the PowerQUICC II and should be used as a supplement to [Chapter 30, “ATM Controller and AAL0, AAL1, and AAL5.”](#)

31.1 Features

The AAL1 CES features on the PowerQUICC II are as follows:

- AAL1
 - Reassembly
 - Reassembles PDU directly to external memory
 - Supports partially filled cells (configurable on a per-VC basis)
 - Sequence number (SN) protection (CRC-3 and parity) check
 - Implements a 3-step SN algorithm
 - Detects and handles lost or misinserted cell
 - Maintains bit count integrity (dummy cell insertion)
 - Dummy cell contents can be programmed by the user (per FCC)
 - Pointer verification in structured AAL1 cell format
 - Automatic synchronization using the structured pointer during reassembly
 - SRTS (synchronous residual time stamp) gathering on every cycle (8 cells) in unstructured AAL1
 - Statistics gathering on a per-VC basis:
 - AAL1 valid cell count
 - AAL1 lost cell count
 - AAL1 misinserted cell count
 - AAL1 pointer mismatch/parity error
 - AAL1 Rx buffer pre-overflow
 - Segmentation

- Segment PDU directly from external memory
- Partially filled cells support (configurable on a per-VC basis)
- Sequence number generation
- Sequence number protection (CRC-3 and even parity) generation
- Pointer generation during segmentation in structure AAL1 cell format
- Clock recovery using external SRTS logic during reassembly in unstructured AAL1
- Statistics gathering on a per-VC basis:
 - AAL1 Tx cell count
 - AAL1 Tx buffer underrun
- Circuit emulation service (CES)
 - ATM to TDM
 - Structured and unstructured data are transferred between the ATM and MCC automatically without CPU intervention
 - In case of pre-underrun, the MCC start sending the last frame or the user-defined underrun template. The MCC and ATM controller automatically perform slip control with no CPU intervention.
 - In case of pre-overflow, the ATM receiver discards incoming cells until the MCC transmitter empties enough buffers for the receiver to restart.
 - Supports common channel signaling (CCS)
 - Supports channel associated signaling (CAS)
 - Up to 4 (one per trunk) CAS blocks residing in internal RAM when in automatic CAS mode and up to 8 blocks when in core CAS modify mode
 - Supports Nx64 E1/T1 channels
 - CAS routing table on per-VC basis
 - Automatic un-packing of the CAS information during reassembly and updating of the internal CAS block
 - TDM to ATM
 - Structured and unstructured data are automatically transferred between the MCC and ATM controller without CPU intervention
 - Supports common channel signaling (CCS)
 - Supports channel associated signaling (CAS)
 - Up to 4 (one per trunk) CAS blocks residing in internal RAM when in automatic CAS mode and up to 8 blocks when in core CAS modify mode
 - Support Nx64 E1/T1 channels
 - CAS routing table on per-VC basis
 - Automatic packing of CAS information from internal RAM to AAL1 Tx cells
 - Once per superframe, the CPM fetches the CAS information from an external framer and updates each internal CAS block.

31.2 AAL1 CES Transmitter Overview

The PowerQUICC II supports both structured and unstructured AAL1 cell formats. For unstructured format, the transmitter reads 47 bytes from the external buffer and inserts them into the AAL1 user data field. For structured format, the transmitter reads 46 or 47 bytes from the external buffer and inserts them into the AAL1 user data field.

31.2.1 Data Path

The AAL1 PDU header, which consists of the sequence number (SN) and the sequence number protection (SNP) (CRC-3 and parity bit), is generated and inserted into the AAL1 Tx cell, as shown in [Figure 31-1](#).




Figure 31-1. AAL1 Transmit Cell Format

When the transmitter operates in structured data transfer (SDT) mode, two types of AAL1 cells are defined: P (pointer) format and non-P format. The two formats are shown below.




Figure 31-2. AAL1 SDT Cells Type

The transmitter generates the structured pointer according to the I.363.1 ITU standard and inserts the pointer exactly once every cycle (eight successive cells). The transmitter will insert the structured pointer, at the first opportunity, into a cell with an even sequence count (SC). When the end of the structure is not present in the current cycle, a P-format cell with a dummy pointer (127) is inserted into the last cell (SC=6) of the cycle.

The PowerQUICC II supports partially filled cells configured on a per-VC basis. In this mode, only the valid octets are filled with user information; the rest of the cell is filled with padding octets.

The PowerQUICC II supports synchronous residual time stamp (SRTS) generation using an external PLL. If this mode is enabled, the PowerQUICC II reads the SRTS code from external logic and inserts it into four outgoing cells. See [Section 30.15](#), “SRTS Generation and Clock Recovery Using External Logic.”


31.2.2 Signaling Path

The PowerQUICC II automatically handles the signaling information as part of the interworking function. The ATM transmitter packs the signaling information at the end of each superframe during the data segmentation process. Each VC is associated to one signaling block by an internal routing table; see

Section 31.4.6, “Channel Associated Signaling (CAS) Support.” The signaling information that resides in the internal RAM is inserted into the AAL1 cell according to the af-vtoa-0078 specification.

The AAL1 structure is divided into two sections. The first section carries the Nx64 payload, and the second carries the signaling bits that are associated with the payload.

The PowerQUICC II supports two framing modes: one for Nx64 DS1 ESF (extended superframe) framing, and the other for Nx64 E1 G.704 framing. See Figure 31-3. Each of the internal signaling blocks can be used to deliver only one of the framing formats; that is, they cannot be changed dynamically.



Note: The CAS block size is (N+1) nibble if N is an odd number.

Figure 31-3. AAL1 Framing Formats

31.3 AAL1 CES Receiver Overview

The ATM controller supports both AAL1 structured and unstructured formats. For the unstructured format, 47 octets are copied to the current receive buffer and for the structured format, 46 (P format) or 47 (non-P format) octets are copied to the current receive buffer.

The AAL1 PDU header, which consists of the sequence number (SN) and the sequence number protection (SNP) (CRC-3 and parity bit), is checked and the result is delivered to the 3-step-SN algorithm. The 3-step-SN algorithm (see Section 31.6.1, “The Three States of the Algorithm”) handles the lost or misinserted cells. This algorithm can detect one lost or misinserted cell and maintain synchronization. If more than one cell is lost or misinserted, the 3-step-SN algorithm switches to hunt mode where it stays until a cell with a valid SN field is received. After the receiver switches to hunt mode, it closes the RxBD, modifies the receive statistics, generates an optional interrupt to the CPU and performs a restart sequence.

The restart sequence is implemented only when the ATM channel works in CES mode (RCT[CESM]). In CAS mode (RCT[CASM]), the ATM receiver channel begins the restart sequence by dropping all incoming cells and advancing to the beginning of the next super frame, which is the first BD after the one marked with EOSF (end of super frame). When this BD is ready and the adaptive counter reaches the ATM_Start threshold, the receiver’s write pointer is not longer in danger of overrunning the read pointer of the MCC transmitter; that is, it is safe to begin receiving cells again. The ATM receiver then begins the resynchronization process: for unstructured AAL1 type the ATM receiver waits for the first valid cell, and for structured AAL1 type the receiver waits for the first valid cell that contains a valid pointer. The first

received octet becomes the first byte of the new BD (new super frame). (See [Section 31.5, “ATM-to-TDM Adaptive Slip Control,”](#) and [Section 31.4, “Interworking Functions.”](#))

Note that when the ATM channel is not in CES mode, no restart sequence is performed; the ATM receiver immediately starts hunting for the first valid cell. The first received octet becomes the first byte of the next BD.

During reassembly, the ATM receiver channel’s 3-step-SN algorithm status is delivered to the pointer verification mechanism. (See [Section 31.7, “Pointer Verification Mechanism.”](#)) If the receiver operates in unstructured data format, the 3-step-SN algorithm status is delivered directly to the bit count integrity module. When partially filled cells arrive, the bit count integrity module copies only the valid octets from the received cell (or from the dummy cell if that cell is lost) to the current receive buffer.

In unstructured AAL1 format, when the receive process begins, the receiver hunts for the first cell with a valid sequence number (SN field). When one arrives, the receiver leaves the hunt state and begins receiving incoming cells.

In structured AAL1 format, when the receive process begins, the receiver hunts for the first cell with a valid structured pointer (not a dummy pointer), that points to the start of a new structure. When one arrives, the receiver leaves the hunt state, opens a new buffer and begins receiving. The structured pointer points to the first octet of the structured block, which then becomes the first byte of the new buffer.

During the reassembly process, if the receiver switches to hunt mode (due to the 3-step-SN algorithm or due to receiving two successive mismatched pointers), the ATM receiver closes the current RxBD, discards incoming cells, modifies the receive statistics accordingly and initiates a restart sequence. The receiver then waits for a cell with a valid structured pointer to regain synchronization and start receiving incoming cells again.

The PowerQUICC II supports SRTS clock recovery using an external PLL. The PowerQUICC II tracks the SRTS from the four incoming cells and writes the SRTS code to external logic. See [Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”](#) The data flow for an AAL1 CES receiver is summarized in [Figure 31-4](#).




Figure 31-4. AAL1 CES Receiver Data flow

31.4 Interworking Functions

The PowerQUICC II supports the interworking of ATM and TDM. The TDM data processing is done by the MCC and the SI (refer to [Chapter 28, “Multi-Channel Controllers \(MCCs\),”](#) and [Chapter 15, “Serial Interface with Time-Slot Assigner,”](#) for further information). The ATM controller processes the ATM data.

Data forwarding between the ATM controller and the MCC can be done in two ways:

- Automatic data forwarding. This mode enables automatic data forwarding between AAL1 and transparent mode over a TDM.
- Core intervention. When an MCC receive buffer is full and its RxBD is closed, the MCC interrupts the core. The core copies the MCC’s receive buffer pointer to an ATM TxBD and sets the ready bit (TxBD[R]). Similarly, when an ATM receive buffer is full and its RxBD is closed, the core services the ATM controller’s interrupt by copying the ATM receive buffer pointer to an MCC TxBD and setting TxBD[R]. This mode is useful when additional core processing is required.

Possible interworking applications are as follows:

- Circuit emulation service (CES)
- Carrying voice over ATM
- Multiplexing low speed services, such as voice and data, onto one ATM connection

31.4.1 Automatic Data Forwarding

The basic concept of automatic data forwarding is to program the ATM controller and the MCC to process the same BD table (ring).

The MCC and ATM receivers must be programmed to operate in opposite E-bit polarity. That is, both receivers receive into buffers in which RxBD[E] = 0 and then set RxBD[E] when the buffer is full. For the

ATM receiver, set RCT[INVE] of the AAL1 CES-specific areas of the receive connection table; see [Section 31.9.1, “Receive Connection Table \(RCT\).”](#) For the MCC receiver, set CHAMR[EP].

31.4.1.1 ATM-to-TDM

When going from ATM to TDM (depicted in [Figure 31-5](#)), the ATM receiver reassembles data received from a particular channel to a specific BD table. The MCC transmitter is programmed to operate on the same table. When the ATM controller fills a receive buffer, the MCC controller sends it. The controllers synchronize on the ATM controller’s RxBD[E] and the MCC’s TxBD[R].

A threshold mechanism for the MCC transmitter is used to synchronize the automatic start of the ATM-to-TDM data forwarding. The transmitter waits until the start threshold is reached (enough cells are received) before sending the valid data. In effect, the MCC start threshold mechanism implements a jitter buffer designed to accommodate the CDV of the ATM network.

In a CES application, software should first initialize the MCC transmitter, then initialize the ATM receiver. This way the MCC transmitter sends idle data (0xFF) until the ATM receiver fills enough buffers to reach the MCC start threshold. (The receiver is effectively filling a jitter buffer.) When the CES_Adaptive_Counter (CESAC) reaches the MCC_Start threshold, the MCC super channel polling CESAC starts sending the received data with the first frame SYNC. (The first octet using the first BD is sent on the first assigned time slot.) [Section 31.5, “ATM-to-TDM Adaptive Slip Control,”](#) shows the flow of ATM-to-TDM interworking.




Figure 31-5. ATM-to-TDM Interworking

31.4.1.2 TDM-to-ATM

When going from TDM to ATM (depicted in [Figure 31-6](#)), the MCC receiver routes data from the TDM line to a specific BD table. The ATM transmitter is programmed to operate on the same BD table. When the MCC fills a receive buffer, the ATM controller sends it. The two controllers synchronize on the MCC’s RxBD[E] and the ATM controller’s TxBD[R].

In a CES application, first initialize the ATM transmitter, then initialize the MCC receiver and set CHAMR[EP].

In order to prevent an overrun condition on the MCC receiver, the ATM transmitter should be programmed to work at a faster rate than the MCC super channel. This ensures that the ATM channel polls the common BD table at a higher rate than it is being filled by the MCC. In CES mode, the ATM controller ignores BSY (busy) events when the ATM tries to open a buffer that is not yet full; it continues polling the BD until the buffer is filled by the MCC receiver and then updates the relevant statistics; see [Section 31.15, “Internal AAL1 CES Statistics Tables.”](#)

Note that if an overrun condition occurs on the MCC, despite the above mechanism, software should restart the MCC and ATM channels in order to recover.

Figure 31-6 shows the flow of TDM-to-ATM interworking.




Figure 31-6. TDM-to-ATM Interworking

31.4.2 Timing Issues

Use of the TDM interface assumes that all communicating entities are synchronized; that is, that they are using a synchronized serial clock. If the TDM interfaces are not synchronized, a slip can occur in the reassembly buffer. In order to prevent the overrun and underrun condition, the PowerQUICC II maintains an adaptive slip control using a set of 4 threshold pointers and a counter for each ATM-TDM (VC to super channel) connection.

Before a buffer-not-ready event (ATM-to-TDM data forwarding) occurs at the MCC transmitter, the MCC buffer pointer reaches the MCC_Stop threshold. Consequently, the MCC pointer freezes on the last transmitted BD and starts sending the underrun template (or the last transmitted frame). In the meantime, the ATM receiver continues to write valid data and advance the ATM buffer pointer. When the adaptive counter CESAC reaches the MCC_start threshold and the MCC has finished sending a multiple frame size, the MCC exits the pre-underrun state, starts sending the valid received data and advances the MCC buffer pointer. (Refer to [Section 31.5, “ATM-to-TDM Adaptive Slip Control.”](#))

The same mechanism is implemented on the ATM side. When the ATM receiver (ATM-to-TDM data forwarding) reaches the ATM_Stop threshold (pre-overrun), the ATM controller switches to hunt mode and discards the channel’s incoming cells. In the meantime, the MCC transmitter continues to send valid data and advance the MCC buffer pointer. When CESAC falls to the ATM_start threshold, the ATM write pointer is advanced to the first BD after the one marked with EOSF (in CAS mode). When this BD is ready

and CESAC reaches the ATM_Start threshold, the receiver's write pointer is not longer in danger of overrunning the read pointer of the MCC transmitter; that is, it is safe to begin receiving cells again. The ATM receiver then begins the resynchronization process: for unstructured AAL1 type the ATM receiver waits for the first valid cell, and for structured AAL1 type the receiver waits for the first valid cell that contains a valid pointer. The first received octet becomes the first byte of the new BD (new super frame). (Refer to [Section 31.5, "ATM-to-TDM Adaptive Slip Control."](#))

Note that when the ATM receiver is in hunt mode due to one of the following:

- Sequence number protection error (SNPE)
- Sequence count error (SCE)
- Structured pointer error (SPE)
- Slip condition

The signaling information (CAS) and SRTS information is not updated by the ATM controller until the ATM receiver switches to SYNC mode, that is, a valid cell is received in unstructured cell format or a valid pointer is received in structured cell formats.

Software should distinguish between the two types of overrun and underrun conditions:

4. The MCC and ATM controller can automatically recover from overruns and underruns caused by slips without any CPU intervention. (See [Section 31.5, "ATM-to-TDM Adaptive Slip Control."](#))
5. Global underrun (MCCE[GUN]) and overrun (MCCE[GOV]) conditions are errors that need CPU intervention because it is not known which channels are affected. The CPU should accordingly reinitialize the transmit parameters and/or the receive parameters to recover.

31.4.3 Clock Synchronization (SRTS, Adaptive FIFO)

Clock synchronization methods, such as SRTS and adaptive FIFO, may be used to prevent reassembly buffer slip. The SRTS method may be implemented using external logic. The PowerQUICC II can read the SRTS from external logic and insert it into outgoing AAL1 cells and conversely, can track the SRTS from incoming AAL1 cells and deliver it to external logic. See [Section 30.15, "SRTS Generation and Clock Recovery Using External Logic."](#)

Alternatively, an adaptive FIFO method can be implemented under core control. Adaptive FIFO is a way to hold the bridging buffer at its mid-level point. One way to implement it is to periodically poll the adaptive counter CESAC (difference between the MCC and ATM data pointers) and use this difference as a pseudo-SRTS; see [Section 31.5.1, "CES Adaptive Threshold Tables."](#) Writing the pseudo-SRTS to the same external PLL logic used in the SRTS method adjusts the TDM clock.

31.4.4 Mapping TDM Time Slots to VCs


Any TDM time-slot combination can be routed to a specific data buffer using the MCC and its SI. (Refer to [Chapter 28, "Multi-Channel Controllers \(MCCs\),"](#) and [Chapter 15, "Serial Interface with Time-Slot Assigner,"](#) for further information.) A common set of data buffers (one BD table) should be used by the ATM controller to route both the receive and transmit data. For information about ATM buffers see [Section 31.11, "Buffer Descriptors."](#)

31.4.5 Trunk Condition

According to the Bellcore standard, the interworking function should be able to transmit special payloads on both the ATM and TDM channels to signal alarm conditions (bellcore TR-NWT-000170). The trunk condition can be generated under core control. The core may deliver buffers containing special data (trunk condition payload) to the ATM controller or MCC or even overwrite data buffers being used by the channels.

31.4.6 Channel Associated Signaling (CAS) Support

For applications requiring channel associated signaling (CAS) support, the CAS manipulation is done by an external framer. The MCC should be programmed to receive or transmit the internal CAS block transparently through the external framer's serial interface. The internal CAS block (depicted in Figure 31-8) can be adjusted to comply with a specific framer's serial interface. (See Section 31.4.7.1, "CAS Routing Table.")




Note: The MCC should capture the signaling data on the last frame of a super frame. See Section 1.4.7.2, "TDM-to-ATM CAS Support".

Figure 31-7. Mapping CAS Data on a Serial Interface

The MCC and ATM CAS are synchronized with the superframe block boundary. At the ATM side, the structured block size should be set to the superframe block size plus the size of the CAS block so that the structured pointer inserted by the ATM controller points to the start of the structured data block. At the MCC side, the MCC is synchronized with the frame sync signal; the external framer has the ability to place the signaling information at the appropriate place in a superframe. The PowerQUICC II supports an automatic mode for forwarding the signaling information from the TDM to the ATM and vice versa. The ATM controller maintains two CAS blocks per trunk (eight total). One contains the signaling information unpacked from the AAL1 cells (ATM-to-TDM), and the other contains the signaling information fetched from an external framer (TDM-to-ATM). All 8 CAS blocks reside in the internal RAM.

CAS block per trunk



CAS block resides in the internal RAM.

To allow maximum flexibility in working with external framers, the signaling nibble can occupy the first or second nibble in the CAS entry.





Figure 31-8. Internal CAS Block Formats

31.4.7 Mapping VC Signaling to CAS Blocks

Each ATM channel is connected to a specific CAS block. The ATM controller implements CAS routing tables (CRT) to maintain the routing of the signaling information from the AAL1 cells to the internal CAS blocks for receiving, and vice versa for transmitting. Each ATM channel is connected to one receive or transmit routing table. A CRT resides in a 32-byte space with each entry pointing to one signaling nibble. To allow maximum flexibility with external framers, the signaling nibble can occupy the first or second nibble in the internal CAS block (depicted in [Figure 31-8](#)).

The CRT entries should be initialized only once before the ATM channel is enabled (receiver or transmitter). The number of entries that should be initialized must be equal to the number of active slots (channels) in the corresponding MCC super channel. Each super channel is mapped to a unique ATM connection (VC). The CRT entries are in ascending order based on the channel slots assigned for the MCC super channel (depicted in [Figure 31-9](#)).



Example of one MCC super channel in ESF framing (T1) containing 4 TDM slots connected to an ATM channel with one CAS routing table (CRT). See Section 1.4.7.1, "CAS Routing Table."

Figure 31-9. Mapping CAS Entry

31.4.7.1 CAS Routing Table

Figure 31-10 shows the structure of a CAS routing table. The CP maintains a pointer which steps through the table and wraps back to the beginning of the table after servicing the last entry (W=1).




Figure 31-10. AAL1 CES CAS Routing Table (CRT)

Figure 31-11 describes the structure of a CAS routing table entry.




Figure 31-11. AAL1 CES CAS Routing Table Entry

Table 31-1 describes CAS routing table entry fields.

Table 31-1. CAS Routing Table Entry Field Descriptions

Bits	Name	Description
0	W	Wrap bit. When set, this bit indicates the last circular table entry. During initialization, the host must clear all W bits in the table except the last one, which must be set.
1	—	Reserved, should be cleared during initialization.
2	F/S	First/Second. 0 Indicates that the signaling information occupies the first nibble in the CAS block (LSB). 1 Indicates that the signaling information occupies the second nibble in the CAS block (MSB).
3-7	SOP	Signaling Offset Pointer. Offset of the signaling nibble from the internal CAS base address. Note that in ESF mode the maximum offset is 23 and in E1 framing format the maximum offset is 31.

31.4.7.2 TDM-to-ATM CAS Support

During the segmentation process, the AAL1 CES transmitter reads the CAS data from the internal CAS block and packs the data and the signaling information at the end of an AAL1 super frame (depicted in Figure 31-3). All AAL1 functions operate normally (generating AAL1 PDU-headers, structured pointers, etc.). Each common (MCC, ATM) BD table should point to buffers that can contain a whole number of super frames. The last buffer of the super frame is marked as the end of a super frame (BD[EOSF]=1). After closing a buffer with the EOSF indication, the ATM transmitter processes the CAS data—reads it from the internal CAS block and inserts it into the cell payload at the transmit side. The EOSF indication in the BD is statically set by the CPU when initializing the BD table.




Figure 31-12. CAS Flow TDM-to-ATM

The CAS block is automatically written to internal RAM by the MCC receiver using a separate TDM. When a super frame is received the MCC should be triggered with a super-frame (multi-frame) SYNC from the external framer. The incoming CAS block should be captured by the MCC only once for each super frame (on the last frame).

The user may use external logic to convert the framer super-frame SYNC to trigger the MCC. The MCC captures the CAS block from the external framer and copies it transparently into one of four internal CAS blocks. Each byte in the CAS block contains a nibble of valid CAS information (depicted in Figure 31-8).

Note that the buffer data size should not include the CAS octets.

31.4.7.2.1 CAS Mapping Using the Core (Optional)

To avoid using another TDM dedicated to CAS information, the user can use a parallel interface (controlled by the core) to deliver the CAS information from the framer to the incoming CAS block. In this case, the core service routine reads the CAS information from the external framer and writes it to the incoming CAS block. To optimize the process, the framer can interrupt the core only when new information is received.

31.4.7.3 ATM-to-TDM CAS Support

During the reassembly process, the AAL1 CES receiver unpacks the signaling information from the end of an AAL1 super frame (depicted in Figure 31-3) and places it in the internal CAS block (using the receive CAS routing table). All AAL1 functions operate normally (AAL1 PDU-header verification, bit count integrity, 3-step-SN algorithm, etc.). Each common (MCC, ATM) BD table should point to buffers that can contain a whole number of super

frames. The last buffer of the super frame is marked with EOSF. After closing a buffer with an EOSF indication, the ATM receiver processes the CAS data (copies it to the internal CAS block from the AAL1 cell payload at the receive side). The EOSF indication in the BD is statically set by the CPU while initializing the BD table. See Figure 31-13.




Figure 31-13. CAS Flow ATM-to-TDM

The CAS block is read from the internal RAM by the MCC. The MCC transmitter continuously reads the signaling information from one of the four outgoing internal CAS blocks and writes it transparently into

the external framer. Each byte in the CAS block contains one nibble of valid CAS information (depicted in [Figure 31-8](#)).

Note that the buffer data size should not include the CAS octets.

31.4.7.3.1 CAS Updates Using the Core (Optional)

To avoid using another TDM dedicated to CAS information, the user can use a parallel interface controlled by the core to deliver the outgoing CAS block to the framer. In this case, the ATM receiver should be programmed to operate in core CAS modify mode RCT[CCASM=1] (and RCT[CASM=1]). In this mode, the CP adds an entry to the ATM interrupt queue and sets the appropriate sticky bit in OCASSR each time an AAL1 cell is received with new signaling information (one or more signaling nibble has changed). (See [Section 31.10, “Outgoing CAS Status Register \(OCASSR\).”](#)) A core interrupt service routine can then write the updated outgoing CAS block to the framer.

Note to avoid additional latency, the interrupt queue assigned to this connection should have a global interrupt threshold of one. See the INT_ICNT parameter discussed in [Section 30.11.3, “Interrupt Queue Parameter Tables.”](#)

31.5 ATM-to-TDM Adaptive Slip Control

Two types of slip can occur in ATM-to-TDM operation: overrun and underrun. The two cases are handled by the MCC and ATM controller automatically without requiring CPU intervention.

Overrun occurs when the MCC transmitter fetches data from the common BD table at a slower rate than it is being filled by the ATM receiver. In this case, the ATM write pointer meets the MCC read pointer and a BSY state is declared (an entry is added to the ATM interrupt table) on the ATM side.

Underrun occurs when the MCC transmitter fetches data from the common BD table at a higher rate than it is being filled by the ATM receiver. In this case, the MCC read pointer reaches a BD that is not ready and a buffer-not-ready state is declared on the MCC side.

In both slip cases, the MCC and ATM controller automatically recover and restart the ATM-to-TDM interworking function.

In order to prevent overrun and underrun conditions, the PowerQUICC II maintains an adaptive slip control using a set of 4 threshold pointers for each ATM-TDM (VC - super channel) connection.


The pre-underrun state (shown in [Figure 31-14](#)) occurs when the MCC read pointer goes faster than the ATM write pointer. When the adaptive counter reaches the MCC_Stop threshold, the MCC read pointer does not advance. At this point, the current BD (or the underrun template) is retransmitted a multiple of the frame size. In the meantime, the ATM receiver continues to receive valid data and advance the ATM write pointer. When the adaptive counter reaches the MCC_start threshold and the MCC has finished sending a multiple of the frame size, the MCC starts to transmit the valid received data and advance the MCC read pointer.

Note that when the pre-underrun state occurs, the MCC transmitter can transmit the last buffer continuously or the underrun template. This is determined by the MCC channel configuration; see the CHAMR[UTM] bit description in [Section 28.3.2.3, “Channel Mode Register \(CHAMR\)—Transparent](#)

Mode.” In the example shown in Figure 31-14, the MCC is programmed to send the current BD during the pre-underrun condition.

The pre-overflow state occurs when the ATM write pointer goes faster than the MCC read pointer. When the adaptive counter reaches the ATM_Stop threshold, the ATM write pointer does not advance. The ATM receiver waits until the adaptive counter reaches the ATM_start threshold. In the meantime, the MCC read pointer continues to process valid data from the common BD table. When CESAC reaches the ATM start threshold, the ATM write pointer advances to the first BD after the one that marked with EOSF (in CAS mode). When this BD is ready, the ATM receiver begins the resynchronization process: for unstructured AAL1 type the ATM receiver waits for the first valid cell, and for structured AAL1 type the receiver waits for the first valid cell that contains a valid pointer. The first received octet becomes the first byte of the new BD (new super frame).

Note that this implementation for slip control provides a good interface for an adaptive FIFO implemented in software. CESAC represents the difference between the ATM and MCC pointers; the software application need only convert this value into an SRTS format. Figure 31-14 shows the 8-byte data structure used to implement ATM-to-TDM slip control. (Three of the bytes are unused.)



NOTES

1. The MCC start threshold, in effect, implements a CDV jitter buffer.
2. MCC stop threshold should be programmed to (BD Table size - b) to prevent buffer underrun.
3. ATM stop threshold should be programmed to (BD Table size - a) to prevent buffer overrun.
4. The MCC and ATM stop thresholds determine the CDVT.
5. The ATM start threshold determines the time the ATM receiver waits before restarting synchronization process.
6. (MCC start - MCC stop) >= frame size.
7. b and a are integers less the BD table size.

Figure 31-14. Data Structure for ATM-to-TDM Adaptive Slip Control

31.5.1 CES Adaptive Threshold Tables

The CES adaptive threshold tables (see Table 31-15) reside in the dual-port RAM and hold the CES thresholds on a per-VC basis. The CES adaptive threshold base (CATB), located in the AAL1 CES parameter RAM, points to the base address of these tables. Each AAL1-MCC channel has its own table with a starting address given by $CATB + RCT[Super_Channel_Number] \# \times 8$.

	0	7	8	15
Offset + 0x00	—			CES Adaptive Counter
Offset + 0x02	ATM Stop Threshold		ATM Start Threshold	
Offset + 0x04	MCC Stop Threshold		MCC Start Threshold	
Offset + 0x06	—			

Figure 31-15. CES Adaptive Threshold Table

Table 31-2 describes CES adaptive threshold table fields.

Table 31-2. CES Adaptive Threshold Table Field Descriptions

Offset ¹	Bits	Name	Description
0x00	0-7	—	Reserved, should be cleared during initialization.
	8-15	CESAC	CES adaptive counter. This field contains the difference between the ATM write pointer and the MCC read pointer on the common BD table. This field should be cleared by the user during the channel initialization.
0x02	0-7	ASTP	ATM stop threshold. This threshold determines the maximum amount of buffering (CDVT) that required in the common BD table (shown in Figure 31-16). When the CESAC reaches this value a pre-overflow condition occurs. This field should be defined by the user during the channel initialization.
	8-15	ASTRT	ATM start threshold. This threshold determines the Time interval that will take the ATM controller to restart the synchronize process (shown in Figure 31-16) after pre-overflow condition. This field should be defined by the user during the channel initialization.
0x04	0-7	MSTP	MCC stop threshold. This threshold determines the minimum amount of buffering in the common BD table (shown in Figure 31-16). When the CESAC reaches this value a pre-underflow condition occur and the MCC starts to transmit the underflow template or the last BD (see Section 31.5, "ATM-to-TDM Adaptive Slip Control"). This field should be defined by the user during the channel initialization.
	8-15	MSTRT	MCC start threshold. This threshold determines the effective depth of the jitter buffer, the amount of buffering required to cope with the ATM network's CDV (shown in Figure 31-16). When the CESAC reaches this value the MCC transmitter starts sending the valid data from the common BD table. This field should be defined by the user during the channel initialization.
0x06	0-15	—	Reserved, should be cleared during initialization.

¹ The offset is CATB + RCT[Super_Channel_Number]# × 8




Figure 31-16. Pre-Underrun Sequence




Figure 31-17. Pre-Overrun Sequence


31.6 3-Step-SN Algorithm

The 3-step-SN algorithm is a fast and efficient state machine that has the ability to recover one lost or misinserted cell. The 3-step-SN algorithm does not add significant delay to the AAL1 CES reassembly process due to the fact that the decision to accept a cell is taken immediately after cell arrival. If a lost cell is detected, the receiver will insert a dummy cell. If a misinserted cell is detected, the receiver will discard the cell received after the misinserted cell. If more than one successive cell was lost or misinserted, the 3-step-SN algorithm will switch to hunt mode, where it stays until a cell with a valid SN field is received.

31.6.1 The Three States of the Algorithm

The 3-step-SN algorithm has three states:

1. Hunt—The Hunt state is the initial state of the algorithm or the first state after the receiver loses its synchronization. In this state no cell is delivered to the Rx buffer. When a valid cell is detected, the algorithm switches to the Sync state and delivers the current cell to the Rx buffer.
2. Sync—The Sync state is the steady state of the algorithm. In this state any received cell is automatically passed to the Rx buffer. The algorithm will switch from this state when an invalid cell is received (SNP error), or it receives a cell that does not sequence with the last valid cell (SC error).
3. Sync Fail—The Sync Fail state is a transient state. In this state the receiver checks the difference between the received sequence count (RSC) and the expected sequence count (ESC). If the difference between the two (ESC-RSC) is -1, 0, or 1, the receiver switches to sync mode and either discards the current cell, receives the current cell, or inserts a dummy cell, correspondingly. In any other cases the receiver will switch to hunt mode and discard the current cell.



ESC: Expected sequence count.
 RSC: Received sequence count.
 RSN=X: Invalid cell received or, a cell that does not match to the ESC.

Figure 31-18. Recoverable Sync Fail sequence options




Figure 31-19. 3-Step-SN-Algorithm

31.7 Pointer Verification Mechanism

After the 3-step-SN algorithm processes the incoming cells, the cells status (Valid, Tag, Drop or Dummy) is delivered to the pointer verification mechanism. This state machine calculates the expected received pointer. If the current cell is valid and supposed to deliver a pointer, the received pointer is compared with the expected one. In the case of pointer mismatch or pointer error (i.e parity error), the pointer state machine switches to “Pre-Hunt-Mode”. If the cell status is not valid (i.e Tag, Drop or Dummy) and it supposed to carry a pointer, the pointer declared a mismatch and the pointer state machine switches to “Pre-Hunt-Mode”. The receiver stays in this transient state for only one AAL1 cell cycle (8 successive cells). When the pointer received in this state is different from the expected one or had a non-valid status, the receiver switches to hunt mode where it stays until a valid cell with a “start” structured pointer is received to regain synchronization.

Note that a “start” pointer is a valid pointer with a value not equal to 93 or 127.




Figure 31-20. Pointer verification mechanism

31.8 AAL-1 Memory Structure

The CPM manages ATM traffic by means of transmit and receive buffer descriptors (BD) and by transmit and receive connection tables (referred to as TCTs and RCTs, respectively). Buffer descriptors are circular lists of pointers into transmit and receive buffer space in external memory. The following sections describe the organization and configuration of the buffer descriptors, TCTs, and RCTs.

31.8.1 AAL1 CES Parameter RAM

The PowerQUICC II parameter RAM is used to configure the three FCCs. The CP also uses the parameter RAM to store operational and temporary values. When configured for ATM mode, PowerQUICC II overlays the configuration structures shown in the next tables. The following table includes fields for ATM operation generally and AAL1 CES fields particularly.

Note that some of the values must be initialized by the user; values set by the CP should not be modified by the user.

Table 31-3. AAL1 CES Field Descriptions

Offset	Name	Width	Description
0x00–0x3F	—	—	Reserved, should be cleared during initialization.
0x40	RCELL_TMP_BASE	Hword	Rx cell temporary base address. Points to a total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64 byte aligned. User-defined. (recommended address space: 3000h-4000h or b000h-c000h)
0x42	TCELL_TMP_BASE	Hword	Tx cell temporary base address. Points to total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined. (recommended address space: 3000h-4000h or b000h-c000h)

Table 31-3. AAL1 CES Field Descriptions (continued)

Offset	Name	Width	Description
0x44	UDC_TMP_BASE	Hword	UDC mode only. Points to a total of 32 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined. (recommended address space: 3000h-4000h or b000h-c000h)
0x46	INT_RCT_BASE	Hword	Internal receive connection table base. User-defined.
0x48	INT_TCT_BASE	Hword	Internal transmit connection table base. User-defined.
0x4A	INT_TCTE_BASE	Hword	Internal transmit connection table extension base. User-defined. Note that the TCT extension is not needed in AAL1 CES and that the AAL1 CES microcode uses this Hword to point to a CAS routing table.
0x4C	—	Word	Reserved, should be cleared during initialization.
0x50	EXT_RCT_BASE	Word	External receive connection table base. User-defined.
0x54	EXT_TCT_BASE	Word	External transmit connection table base. User-defined.
0x58	EXT_TCTE_BASE	Word	External transmit connection table extension base. User-defined. Note that the TCT extension is not needed in AAL1 CES and that the AAL1 CES microcode uses this Hword to point to a CAS routing table.
0x5C	UEAD_OFFSET	Hword	User-defined cells mode only. The offset of the UEAD entry in the UDC extra header. Should be an even address. If RCT[BO]=01 UEAD_OFFSET should be in little-endian format. For example if UEAD entry is the first half word of the extra header in external memory, UEAD_OFFSET should be set to 2 (second half word entry in internal RAM).
0x5E	—	Hword	Reserved, should be cleared during initialization.
0x60	PMT_BASE	Hword	Performance monitoring table base. User-defined.
0x62	APCP_BASE	Hword	APC parameters table base address. User-defined.
0x64	FBT_BASE	Hword	Free buffer pool parameters table base. User-defined.
0x66	INTT_BASE	Hword	Interrupt queue parameters table base. User-defined.
0x6E	—	—	Reserved, should be cleared during initialization.
0x6A	UNI_STATT_BASE	Hword	UNI statistics table base. User-defined.
0x6C	BD_BASE_EXT	Word	BD table base address extension. BD_BASE_EXT[0–7] holds the 8 left bits of the Rx/Tx BD table base address. BD_BASE_EXT[8–31] should be zero. User-defined.
0x70	VPT_BASE / EXT_CAM_BASE	Word	Base address of the address compression VP table/external CAM. User-defined.
0x74	VCT_BASE	Word	Base address of the address compression VC table. User-defined.
0x78	VPT1_BASE / EXT_CAM1_BASE	Word	Base address of the address compression VP1 table/EXT CAM1. User-defined.
0x7C	VCT1_BASE	Word	Base address of the address compression VC1 table. User-defined.
0x80	VP_MASK	Hword	VP mask for address compression lookup. User-defined.

Table 31-3. AAL1 CES Field Descriptions (continued)

Offset	Name	Width	Description
0x82	VCI_Filtering	Hword	VCI filtering enable bits. When cells with VCI = 3, 4, 6, 7-15 are received and the associated VCI_Filtering bit = 1 the cell is sent to the raw cell queue. VCI=3 is associated with VCI_Filtering[3], VCI=15 is associated with VCI_Filtering[15]. VCI_Filtering[0–2, 5] should be zero. See Section 30.10.1.2, “VCI Filtering (VCIF).”
0x84	GMODE	Hword	Global mode. User-defined. See Section 30.10.1.3, “Global Mode Entry (GMODE).”
0x86	COMM_INFO	Hword	The information field associated with the last host command. User-defined. See Section 30.14, “ATM Transmit Command.”
0x88		Hword	
0x8A		Hword	
0x8C	Reserved	Word	Reserved, should be cleared during initialization.
0x90	CRC32_PRES	Word	Preset for CRC32. Initialize to 0xFFFFFFFF.
0x94	CRC32_MASK	Word	Constant mask for CRC32. Initialize to 0xDEBB20E3.
0x98	AAL1_SNPT_BASE	Hword	AAL1 SNP protection look up table base address. (AAL1 and AAL1 CES only.) The 32-byte table resides in dual-port RAM and must be initialized by the user (See Section 31.14, “AAL1 Sequence Number (SN) Protection Table.”).
0x9A	—	Hword	Reserved, should be cleared during initialization.
0x9C	SRTS_BASE	Word	External SRTS logic base address. (AAL1 and AAL1 CES only.) Should be 16-byte aligned.
0xA0	IDLE/UNASSIGN_BASE	Hword	Idle/unassign cell base address. Points to dual-port RAM area contains idle/unassign cell template (little-endian format). Should be 64-byte aligned. User-defined. The ATM header should be 0x0000_0000 or 0x0100_0000 (CLP=1).
0xA2	IDLE/UNASSIGN_SIZE	Hword	Idle/Unassign cell size. 52 in regular mode. 53–64 in UDC mode.
0xA4	EPAYLOAD	Word	Reserved payload. Initialize to 0x6A6A6A6A.
0xA8	Trm	Word	(ABR only) The upper bound on the time between F-RM cells for an active source. TM 4.0 defines the Trm period as 100 msec. The Trm value is defined by the system clock and the time stamp timer prescaler (See RTSCR). For time stamp prescaler of 1µS, Trm should be set to 100 ms/1µs = 100,000.
0xAC	Nrm	Hword	(ABR only) Controls the maximum cells the source may send for each F-RM cell. Set to 32 cells.
0xAE	Mrm	Hword	(ABR only) Controls the bandwidth between F-RM, B-RM and user data cell. Set to 2 cells.
0xB0	TCR	Hword	(ABR only) Tag cell rate. The minimum cell rate allowed for all ABR channels. An ABR channel whose ACR is less than TCR sends only out-of-rate F-RM cells at TCR. Should be set to 10 cells/sec as defined in the TM 4.0. Uses the ATMF TM 4.0 floating-point format. Note that the APC minimum cell rate should be at least TCR.
0xB2	ABR_RX_TCTE	Hword	(ABR only) Points to total of 16 bytes reserved dual-port RAM area used by the CP. Should be 16 byte aligned. User-defined.

Additional CES parameters needed by the AAL1 microcode are described in the following table.

Table 31-4. AAL1 CES Parameters

Offset	Name	Width	Description
0x4A	INT_RTCRT_BASE	Hword	Internal receive/transmit CAS routing table extension base. User-defined. Note that because AAL1 CES does not need the TCT extension, the AAL1 CES microcode uses this Hword to point to a CAS routing table. Should be 32 byte aligned. User-defined.
0x58	EXT_RTCRT_BASE	Word	External receive/transmit CAS routing table extension base. User-defined. Note that because AAL1 CES does not need the TCT extension, the AAL1 CES microcode uses this word to point to a CAS routing table.
0xB2	AAL1_INT_RX_CRT	Hword	(CES only) Points to a reserved scratchpad area of 32 bytes in the dual-port RAM used by the CES microcode. Should be 32 byte aligned. User-defined.
0xd0	OCASSR	Byte	Outgoing CAS Status Register. See Section 31.10, “Outgoing CAS Status Register (OCASSR).”
0xE0	TCELL_TMP_BASE_EXT	Word	Transmit Cell Temporary base address (64-byte aligned). Points to an external memory block reserved for partially filled cells (64 octets for each CES channel). This area is allocated by the user but used by the CP.
0xE4	IN_CAS_BLOCK_BASE	Hword	Incoming CAS Block Base (depicted in Figure 31-12). Points to dual-port RAM. Should be 32-byte aligned. User-defined.
0xE6	OUT_CAS_BLOCK_BASE	Hword	Outgoing CAS Block Base (depicted in Figure 31-10). Points to dual-port RAM. Should be 32-byte aligned. User-defined.
0xE8	AAL1_Int_STATT_BASE	Hword	AAL1 Internal Statistics Table Base. Points to dual-port RAM. Should be 16-byte aligned. User-defined. See Section 31.15, “Internal AAL1 CES Statistics Tables.”
0xEA	AAL1_DUMMY_CELL_BASE	Hword	ALL1 Dummy cell base address. Points to dual-port RAM area contains the AAL1 dummy cell template (little-endian format). Should be 64-byte aligned. User-defined.
0xEC	CATB	Hword	CES adaptive threshold tables base address. Points to the dual-port RAM area containing the CES slip control thresholds and the adaptive counter See Section 31.15, “Internal AAL1 CES Statistics Tables.” Should be 8-byte aligned (8 octets for each AAL1-MCC channel). User-defined and should match the CATB value programmed in the MCC parameter RAM; see Section 28.3.3, “MCC Parameters for AAL1 CES Usage.”
0xF0	AAL1_Ext_STATT_BASE	Word	AAL1 External Statistics Table Base. Points to External memory. Should be 16-byte aligned (16 octets for each AAL1 channel). User-defined. See Section 31.16, “External AAL1 CES Statistics Tables.”

31.9 Receive and Transmit Connection Tables (RCT, TCT)

The connection tables, RCT and TCT, hold channel configuration and temporary parameters for each receive and transmit channel (AAL type, connection traffic parameters, BDs’ parameters and temporary parameters used during segmentation and reassembly).

The internal connection tables hold parameters for up to 128 channels (channels 0–127). In extended channel mode, parameters for channels 256 and above are kept in external memory. The only relationship

between transmit and receive connection tables of the same channel is the CRT (CAS routing table); see [Section 31.4.7.1, “CAS Routing Table.”](#)

Each connection table entry resides in 32 bytes. The pointers to these connection tables reside in the parameter RAM.

31.9.1 Receive Connection Table (RCT)

Figure 31-21 shows the format of an RCT entry.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x00	—	GBL	BO	—	DTB	BIB	—	—	SEGF	ENDF	—	—	SYNC	INTQ	—	—
Offset + 0x02	—										CASM	ABRF	AAL			
Offset + 0x04	RX Data Buffer Pointer (RXDBPTR)															
Offset + 0x06																
Offset + 0x08	Cell Time Stamp															
Offset + 0x0A																
Offset + 0x0C	RBD_Offset															
Offset + 0x0E	Protocol Specific. Refer to Section 31.9.1.1, “AAL1 CES Protocol-Specific RCT.”															
Offset + 0x10																
Offset + 0x12																
Offset + 0x14																
Offset + 0x16																
Offset + 0x18																
Offset + 0x1A	MRBLR															
Offset + 0x1C	—	PMT					RBD_BASE									
Offset + 0x1E	RBD_BASE											CCASM	CESM	—	PM	

Figure 31-21. Receive Connection Table (RCT) Entry

NOTE

For an active channel, the CP uses a burst cycle to fetch the 32-byte RCT and writes back only the first 24 bytes.

Table 31-5 describes RCT fields.

Table 31-5. RCT Field Descriptions

Offset	Bits	Name	Description
0x00	0–1	—	Reserved, should be cleared during initialization.
	2	GBL	Global. Asserting GBL enables snooping of data buffers, BD, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering—used for data buffers. 00 Reserved 01 munged little endian 1x Big endian
	5	—	Reserved, should be cleared during initialization.
	6	DTB	Data buffers bus 0 Data buffers reside on the 60x bus. 1 Data buffers reside on the local bus.
	7	BIB	BD interrupt queues, free buffer pool, and CES external statistics tables bus placement 0 Reside on the 60x bus. 1 Reside on the local bus. Notes: 1. When in UDC mode (AAL5 or AAL1 or AAL1 CES), BDs and data should be placed on the same bus (RCT[DTB]=RCT[BIB]). 2. RCT[BIB] programming must be consistent across all CES receive channels because they share the same AAL1_Ext_STATT_BASE parameter.
	8–9	—	Reserved, should be cleared during initialization.
	10	SEGF	OAM F5 segment filtering 0 Do not send cells with PTI=100 to the raw cell queue. 1 Send cells with PTI=100 to the raw cell queue.
	11	ENDF	OAM F5 end-to-end filtering 0 Do not send cells with PTI=101 to the raw cell queue. 1 Send cells with PTI=101 to the raw cell queue.
	12	—	Reserved, should be cleared during initialization.
	13	SYNC	AAL1 SYNC. The user should set this bit for first AAL1 synchronization. Used internally by the CP.
	14–15	INTQ	Points to one of four interrupt queues available.
0x02	0-3	—	Internal use only. Initialize to 0.
	4–10	—	Internal use only. Initialize to 0.
	11	CASM	Common associated signaling mode. 0 CAS operation mode is disable. 1 CAS operation mode is enable.
	12	—	Reserved, should be cleared during initialization.
	13–15	AAL	AAL type 000 AAL0 —Reassembly with no adaptation layer 001 AAL1 —ATM adaptation layer 1 010 AAL5 —ATM adaptation layer 5 100 AAL2 —ATM adaptation layer 2. Refer to Chapter 32, “ATM AAL2.” 101 AAL1_CES —ATM adaptation layer 1 with circuit emulation service All others reserved.

Table 31-5. RCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x04	—	RxDBPTR	Receive data buffer pointer. Holds real address of current position in the Rx buffer.
0x08	—	Cell Time Stamp	Used for reassembly time-out. Whenever a cell is received, the PowerQUICC II time stamp timer is sampled and written to this field. See Section 14.3.8, “RISC Time-Stamp Control Register (RTSCR).”
0x0C	—	RBD_Offset	RxBD offset from RBD_BASE. Points to the channel’s current BD. User-initialized to 0; updated by the CP.
0x0E-0x18	—	—	Protocol-specific area.
0x1A	—	MRBLR	Maximum receive buffer length. Used in both static and dynamic buffer allocation. Note that in CES mode (CESM=1) this value must be a multiple of 8 (MCC limited).
0x1C	0–1	—	Reserved, should be cleared during initialization.
	2–7	PMT	Performance monitoring table. Points to one of the available 64 performance monitoring tables. The starting address of the table is PMT_BASE+PMT × 32. Can be changed on-the-fly.
	8–15	RBD_BASE	RxBD base. Points to the first BD in the channel’s RxBD table. The 8 most-significant bits of the address are taken from BD_BASE_EXT in the parameter RAM. The four least-significant bits of the address are taken as zeros.
0x1E	0–11	—	Reserved, should be cleared during initialization.
	12	CCASM	Core CAS modify. When this mode is enabled, the CP sets OCASSR[MCASBn] sticky bit each time the outgoing (ATM to TDM) CAS block is changed. 0 Core CAS modify mode is disabled. 1 Core CAS modify mode is enabled. See Section 31.10, “Outgoing CAS Status Register (OCASSR).”
	13	CESM	Circuit Emulation Service Mode. 0 CES operation mode is disable. Adaptive Slip control mechanism is disabled. 1 CES operation mode is enable. Adaptive Slip control mechanism is enabled.
	14	—	Reserved, should be cleared during initialization.
	15	PM	Performance monitoring. Can be changed on-the-fly. 0 No performance monitoring for this VC. 1 Perform performance monitoring for this VC. Whenever a cell is received for this VC the performance monitoring table that its code is written in the PMT field is updated.

31.9.1.1 AAL1 CES Protocol-Specific RCT

Figure 31-22 shows the AAL1 CES protocol-specific area of an RCT entry.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x0E	SRTS_DEV			—			PFM		SRT	INVE	STF	—				
Offset + 0x10	OCASB/SRTS_TMP			—			—		Valid Octet Size (VOS)							
Offset + 0x12	SPV	—			Structured Pointer (SP)											
Offset + 0x14	RBD_CNT															

Figure 31-22. AAL1 CES Protocol-Specific RCT

Offset + 0x16	Block Size			—	SN
Offset + 0x18	Super Channel Number	RXBM	SLIPIM	—	CASBS

Figure 31-22. AAL1 CES Protocol-Specific RCT

Table 31-6 describes AAL1 CES protocol-specific RCT fields.

Table 31-6. AAL1 CES Protocol-Specific RCT Field Descriptions

Offset	Bits	Name	Description
0x0E	0–3	SRTS_DEV	Selects an SRTS device, whose address is SRTS_BASE[0–27] + SRTS_DEV[28–31]. The 16 byte-aligned SRTS_BASE is taken from the parameter RAM.
	4–7	—	Reserved, should be cleared during initialization.
	8	PFM	Partially filled mode. 0 Partially filled cells mode is not used. 1 Partially filled cells mode is used. The receiver copies only valid octets from the AAL1 cell to the Rx buffer. The number of the valid octets from the beginning of the AAL1 user data field is specified in the VOS (valid octet size) field.
	9	SRT	Synchronous residual time stamp. Unstructured format only. The PowerQUICC II supports clock recovery using an external SRTS PLL. The PowerQUICC II tracks the SRTS from the incoming four cells with SN = 1, 3, 5, and 7 and writes it to the external SRTS device. Every eight cells the CP writes a valid SRTS to external logic. (See Section 30.15, “SRTS Generation and Clock Recovery Using External Logic.”) 0 SRTS mode is not used. 1 SRTS mode is used.
	10	INVE	Inverted empty. 0 RxBDE is interpreted normally (1 = empty, 0 = not empty). 1 RxBDE is handled in negative logic (0 = empty, 1 = not empty). Note that in CAS mode (CESM=1) this bit must be set by the user; see Section 31.4.1, “Automatic Data Forwarding.”
	11	STF	Structured format. 0 Unstructured format is used. 1 Structured format is used. Note that although the structured format may be used, if the block size is one, the user should clear STF. Only non P-format AAL1 cells are received. The receiver does not check the AAL1 structured pointer because there is no need to when the block size is one.
	12-15	—	Reserved, should be cleared during initialization.
0x10	0–3	OCASB/SRTS_TMP	OCASB applies when in CAS mode. Outgoing CAS Block. Points to one of the eight available internal CAS blocks. The starting address of the table is OUT_CAS_BLOCK_BASE+OCASB*32. See Section 31.4.7.1, “CAS Routing Table” for more details. Note that the RCT and TCT use the same CAS routing table (CRT). SRTS_TMP applies when not in CAS mode. Used by the CP to store the received SRTS code. After a cell with SN = 7 is received, the CP writes the SRTS code to the external SRTS device. Note that when the receiver is in hunt mode SRTS information is not updated.
	4–9	—	Reserved, should be cleared during initialization.
	10–15	VOS	Valid octet size. Specifies the number of valid octets from the beginning of the AAL1 user data field. For unstructured, service values 1–47 are valid; for structured service, values 1-46 are valid. Partially filled cell mode only.

Table 31-6. AAL1 CES Protocol-Specific RCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x12	0	SPV	Structured pointer valid. Should be user-initialized user to zero. Structured format only.
	1–3	—	Reserved, should be cleared during initialization.
	4–15	SP	Structured pointer. Used by the CP to calculate the structured pointer. This field should be initialized by the user to zero. Used in structured format only.
0x14	—	RBDCNT	RxBD count. Indicates how many bytes remain in the current Rx buffer. Initialized with MRBLR whenever the CP opens a new buffer.
0x16	0–11	Block Size	Used only in structured format. Specifies the structured block size (Block Size = 0xFFFF = 4 Kbytes maximum). Note that when working in CAS mode (CESM=1 and CASM=1), the block size should be programmed to the superframe block size plus the size of the CAS block. However, when working in basic mode (CES without CAS: CESM=1 and CASM=0) the block size should be programmed to the number of MCC slots (Nx64) per frame assigned to this channel.
	12	—	Reserved, should be cleared during initialization.
	13–15	SN	Sequence number. Used by the CP to check incoming cell's sequence number.
0x18	0-7	SCN	Super Channel Number. This field should contain the MCC Super Channel Number that mapped to this ATM channel. This field must be initialized by the user in CES mode only. See Section 31.4.7, "Mapping VC Signaling to CAS Blocks."
	8	RXBM	Receive buffer interrupt mask 0 The receive buffer event of this channel is disabled. (The event is not sent to the interrupt queue.) 1 The receive buffer event of this channel is enabled.
	9	SLIPIM	Slip interrupt mask 0 The slip interrupts SLIPS and SLIPE are both masked. 1 When the receiver switches to hunt mode due to a 3-step-SN algorithm fault, or due to two successive mismatched pointers, or due to a pre-overflow condition, the SLIPS interrupt is sent to the interrupt queue. See Section 31.6, "3-Step-SN Algorithm," and Section 31.13, "AAL1 CES Exceptions." When the receiver resynchronizes, SLIPE interrupt is sent to the interrupt queue. Note that this is the error reporting mechanism during automatic data forwarding (ATM-to-TDM bridging).
	10-11	—	Reserved, should be cleared during initialization.
12-15	CASBS	CAS block size. This field contains the number divided by two ($N/2$) of signaling nibbles mapped to this ATM channel. See Section 31.4.7, "Mapping VC Signaling to CAS Blocks." Note that if the number of signaling nibbles is odd , this field should be programmed to $(N+1)/2$. See Section 31.2.2, "Signaling Path." Example: ESF with three T1 time slots connected to one ATM channel. The Data_Size = $3 \times 24 = 72$ octets and the CAS Block = 2 octets ($N=3, (N+1)/2 = 2$), so in this case the Block_Size = $72+2 = 74$	

31.9.2 Transmit Connection Table (TCT)

Figure 31-23 shows the format of an TCT entry.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Offset + 0x00	—	GBL	BO	—	DTB	BIB	—	—	—	ATT	AVCF	VCON	INTQ				
Offset + 0x02	—												AAL				
Offset + 0x04	Tx Data Buffer Pointer (TXDBPTR)																
Offset + 0x06																	
Offset + 0x08	TBDCNT																
Offset + 0x0A	TBD_OFFSET																
Offset + 0x0C	Rate Remainder								PCR Fraction								
Offset + 0x0E	PCR																
Offset + 0x10	Protocol Specific. Refer to Section 31.9.2.1, "AAL1 CES Protocol-Specific TCT."																
Offset + 0x12																	
Offset + 0x14																	
Offset + 0x16	APC Linked Channel																
Offset + 0x18	ATM Cell Header (VPI,VCI,PTI,CLP)																
Offset + 0x1a																	
Offset + 0x1C	—	PMT								TBD_BASE							
Offset + 0x1E	TBD_BASE												BNM	STPT	IMK	PM	

Figure 31-23. Transmit Connection Table (TCT) Entry

Table 31-7 describes general TCT fields.

Table 31-7. TCT Field Descriptions

Offset	Bits	Name	Description
0x00	0–1	—	Reserved, should be cleared during initialization.
	2	GBL	Global. Asserting GBL enables snooping of data buffers, BDs, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering. This field is used for data buffers. 00 Reserved. 01 Power PC little endian. 1x Big endian.
	5	—	Reserved, should be cleared during initialization.
	6	DTB	Data buffer and CES transmit cell scratchpad bus placement 0 Reside on the 60x bus. 1 Reside on the local bus. Note: TCT[DTB] programming must be consistent across all CES transmit channels because they share the same TCELL_TMP_BASE_EXT parameter.
	7	BIB	BD and interrupt queue bus 0 Reside on the 60x bus. 1 Reside on the local bus. Note: When using AAL5, AAL1 or AAL1 CES in UDC mode, BDs and data should be placed on the same bus (TCT[DTB]=TCT[BIB]).
	8–9	—	Reserved, should be cleared during initialization.
	10–11	ATT	ATM traffic type 00 Peak cell-rate pacing. The host must initialize PCR and the PCR fraction. Other traffic parameters are not used. 01 Peak and sustain cell rate pacing (VBR traffic). The APC performs a continuous-state leaky bucket algorithm (GCRA) to pace the channel-sustain cell rate. The host must initialize PCR, PCR fraction, SCR, SCR fraction, and BT (burst tolerance). 10 Peak and minimum cell rate pacing (UBR+ traffic). The host must initialize PCR, PCR fraction, MCR, MCR fraction, and MDA. 11 Reserved.
	12	AVCF	Auto VC off. Determines APC behavior when the last buffer associated with this VC has been sent and no more buffers are in the VC's TxBD table, 0 The APC does not remove this VC from the schedule table and continues to schedule it to transmit. 1 The APC removes this VC from the schedule table. To continue transmission after the host adds buffers for transmission, a new ATM TRANSMIT command is needed, which can be issued only after the CP clears the VCON bit. (Bit 13)
	13	VCON	Virtual channel is on Should be set by the host before it issues an ATM TRANSMIT command. When the host sets TCT[STPS] (stop transmit), the CP deactivates this channel and clears VCON when the channel is next encountered in the APC scheduling table. The host can issue another ATM TRANSMIT command only after the CP clears VCON.
	14–15	INTQ	Points to one of four interrupt queues available.

Table 31-7. TCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x02	0-12	—	Reserved, should be cleared during initialization.
	13-15	AAL	AAL type 000 AAL0 —Reassembly with no adaptation layer 001 AAL1 —ATM adaptation layer 1 010 AAL5 —ATM adaptation layer 5. 100 AAL2 —ATM adaptation layer 2. Refer to Chapter 32, “ATM AAL2.” 101 AAL1_CES —ATM adaptation layer 1 with circuit emulation service All others reserved.
0x04	—	TxDBPTR	Tx data buffer pointer. Holds the real address of the current position in the Tx buffer.
0x08	—	TBDCNT	Transmit BD count. Counts the remaining data to transmit in the current transmit buffer. Its initial value is loaded from the data length field of the TxBD when a new buffer is open; its value is subtracted for any transmitted cell associated with this channel.
0x0A	—	TBD_Offset	Transmit BD offset. Holds offset from TBD_BASE of the current BD. Initialize to 0.
0x0C	0-7	Rate Reminder	Rate remainder. Used by the APC to hold the rate remainder after adding the pace fraction to the additive channel rate. Initialize to 0.
	8-15	PCR Fraction	Peak cell rate fraction. Holds the peak cell rate fraction of this channel in units of 1/256 slot. If this is an ABR channel, this field is automatically updated by the CP.
0x0E	—	PCR	Peak cell rate. Holds the peak cell rate (in units of APC slots) permitted for this channel according to the traffic contract. Note that for an ABR channel, the CP automatically updates PCR to the ACR value.
0x10	—	—	Protocol-specific
0x16	—	APCLC	APC linked channel. Used by the CP. Initialize to 0 (null pointer).
0x18	—	ATMCH	ATM cell header. Holds the full (4-byte) ATM cell header of the current channel. The transmitter appends ATMCH to the cell payload during transmission.
0x1C	0-1	—	Reserved, should be cleared during initialization.
	2-7	PMT	Performance monitoring table. Points to one of the available 64 performance monitoring tables. The starting address of the table is PMT_BASE+PMT × 32. Can be changed on-the-fly.
	8-15	TBD_BASE	TxBD base. Points to the first BD in the channel's TxBD table. The 8 most-significant bits of the address are taken from BD_BASE_EXT in the parameter RAM. The four least-significant bits of the address are taken as zero.
0x1E	0-11		
	12	BNM	Buffer-not-ready interrupt mask. Can be changed on-the-fly. 0 The transmit buffer-not-ready event of this channel is masked. (TBNR event is not sent to the interrupt queue.) 1 The buffer-not-ready event of this channel is enabled.
	13	STPT	Stop transmit. Initialize to 0. When the host sets this bit, the CP deactivates this channel and clears TCT[VCON] when the channel is next encountered in the APC scheduling table. Note that for AAL5 if STPT is set and frame transmission is already started (TCT[INF]=1), an abort indication will be sent (last cell with zero length field).
	14	IMK	Interrupt mask. Can be changed on-the-fly. 0 The transmit buffer event of this channel is masked. (TXB event is not sent to the interrupt queue.) 1 The transmit buffer event of this channel is enabled.
15	PM	Performance monitoring. Can be changed on-the-fly. 0 No performance monitoring for this VC. 1 Performance is monitored for this VC. When a cell is sent for this VC, the performance monitoring table indicated in PMT field is updated.	

31.9.2.1 AAL1 CES Protocol-Specific TCT

Figure 31-24 shows the AAL1 CES protocol-specific transmission connection tables (TCT).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x10	—	Valid Octet Size (VOS)						PFM	SRT	SPIF	STF	—	SN			
Offset + 0x12	SRTS_DEV						Block Size									
Offset + 0x14	ICASB/SRTS_TMP						Structured Pointer (SP)									

Figure 31-24. AAL1 CES Protocol-Specific TCT

Table 31-8 describes AAL1 CES protocol-specific TCT fields.

Table 31-8. AAL1 CES Protocol-Specific TCT Field Descriptions


Offset	Bits	Name	Description
0x10	0-1	—	Reserved, should be cleared during initialization.
	2-7	VOS	Valid octet size. Partially filled cell mode only. Specifies the number of valid octets from the beginning of the AAL1 user data field. For unstructured service, values 1-47 are valid; for structured service, values 1-46 are valid.
	8	PFM	Partially filled mode. 0 Partially filled cells mode is not used. 1 Partially filled cells mode is used. The transmitter copies only valid octets from the buffer to the AAL1 cell. The size of the valid octets from the beginning of the AAL1 user data field is specified in the VOS (valid octet size) field.
	9	SRT	Synchronous residual time stamp. Unstructured format only. The PowerQUICC II supports SRTS generation using external logic. If this mode is enabled, the PowerQUICC II reads the SRTS from external logic and inserts it into four cells for which SN = 1, 3, 5, or 7. The PowerQUICC II reads the new SRTS from external logic every eight cells. (See Section , “.”) 0 SRTS mode is not used. 1 SRTS mode is used.
	10	SPIF	Structured pointer inserted flag. Indicates that a structured pointer has been inserted in the current cycle. The user should initialize this field to zero. Used by the CP only.
	11	STF	Structured format. 0 Unstructured format is used. 1 Structured format is used. Note that although the structured format may be used, if the block size is one, the user should clear STF so that only non P-format AAL1 cells are generated.
	12	—	Reserved, should be cleared during initialization.
	13-15	SN	Sequence number field. Used by the CP to check the incoming cells SN. Initialize to 0.
0x12	0-3	SRTS_DEV	Used to select a SRTS device. The SRTS device address is SRTS_BASE[0-27]+SRTS_DEV[28:31]. SRTS_BASE is taken from the parameter RAM and is 16-byte aligned.
	4-15	Block Size	Used only in structured format. Specifies the structured block size (Block Size = 0xFFF = 4 Kbytes maximum). Note that when working in CAS mode (CESM=1 and CASM=1), the block size should be programmed to the superframe block size plus the size of the CAS block. However, when working in basic mode (CES without CAS: CESM=1 and CASM=0) the block size should be programmed to the number of MCC slots (Nx64) per frame assigned to this channel.

Table 31-8. AAL1 CES Protocol-Specific TCT Field Descriptions (continued)

Offset	Bits	Name	Description
0x14	0–3	ICASB/SRTS_TMP	<p>ICASB applies when in CAS mode. Incoming CAS Block. Points to one of the eight available internal CAS block. The starting address of the table is $IN_CAS_BLOCK_BASE + ICASB \times 32$. See Section 31.4.7.1, “CAS Routing Table” for more details.</p> <p>Note that the RCT and TCT use the same CAS routing table (CRT).</p> <p>SRTS_TMP applies when not in CAS mode. Before a cell with SN = 1 is sent, the CP reads the SRTS code from external SRTS logic, writes it to SRTS_TMP, and then inserts SRTS_TMP into the next four cells with an odd SN.</p>
	4–15	SP	Structured pointer. Used by the CP to calculate the structured pointer. Initialize to 0. Structured format only.

31.10 Outgoing CAS Status Register (OCASSR)

[Figure 31-25](#) shows the layout of the outgoing CAS block status register (OCASSR).

**Figure 31-25. Outgoing CAS Status Register (OCASSR)**

This status register contains sticky bits that give the software application an indication that the CP has modified the associated CAS block. When the ATM receiver operates in core CAS modify mode $RCT[CCASM=1]$, the CP generates an interrupt and sets the appropriate sticky bit in OCASSR each time an AAL1 cell is received with new signaling information (one or more signaling nibble has changed).

Note that this flag bit stays set until it is cleared by software. If new signaling is received and the relevant sticky bit is already set, the CP updates the CAS block without generating another interrupt.

[Table 31-9](#) describes OCASSR fields.

Table 31-9. OCASSR Field Descriptions

Bits	Name	Description
0–7	—	Reserved, should be cleared during initialization.
8, 9, 10, 11, 12, 13, 14, 15	MCASB n	<p>Modify CAS Block n.</p> <p>When the CP updates this outgoing CAS block, it sets the MCASBn sticky bit and generates an interrupt to notify the core that the signaling information has changed in block n. Each channel selects the CAS block number in its RCT; see Section 31.9.1.1, “AAL1 CES Protocol-Specific RCT.”</p>

31.11 Buffer Descriptors

The AAL1 CES controller operates as a multi-channel protocol, performing simultaneous segmenting and reassembling of transmit and receive data, to and from different sets of memory buffers for all channels. This behavior makes it necessary to have a separate list of BDs for each channel. Each channel is configured with two BD lists: one for transmit and the other for receive operations. The amount of BDs' in the table is defined by the user.

The BD table is a circular list, the last BD in the table holds a wrap indication. When the PowerQUICC II reaches the last BD, it returns to the head of the list. Each BD in the TxBD table points to a buffer to send. At the receive side, the user allocates dedicated buffers to each channel (that is, one BD for each buffer). When the receiver or transmitter completes writing or reading the buffer, it moves to the next buffer in the list and optionally issues an interrupt.

31.11.1 Transmit Buffer Operation

The user prepares a table of BDs pointing to the buffers to be sent. The address of the first BD is put in the channel's TCT[TBD_BASE]. The transmit process starts when the core issues an atm transmit command. The CP reads the first TxBD in the table and sends its associated buffer. When the current buffer is finished, the CP increments TBD_OFFSET, which holds the offset from TBD_BASE to the current BD. It then reads the next BD in the table. If the BD is ready (TxBD[R] = 1), the CP continues sending. If the current BD is not ready, the CP polls the ready bit at the channel rate unless TCT[AVCF] = 1, in which case the CP removes the channel from the APC and clears TCT[VCON]. The core must issue a new atm transmit command to restart transmission.

Note that when the ATM transmitter is in CES mode, the buffer-not-ready state is ignored by the ATM controller; see [Section 31.4.1.2, "TDM-to-ATM."](#)




Figure 31-26. Transmit Buffers and BD Table Example

31.11.2 Receive Buffer Operation

The user prepares a table of BDs pointing to the receive buffers. The address of the first BD is put in the channel's $RCT[RBD_BASE]$. When an ATM cell arrives, the CP opens the first BD in the table and starts filling its associated buffer with received data. When the current buffer is full, the CP increments RBD_OFFSET , which is the offset to the current BD from RBD_BASE , and reads the next BD in the table. If the BD is empty ($RxBD[E] = 1$), the CP continues receiving. If the BD is not empty, a busy condition has occurred and the ATM receiver optionally issues an interrupt to the event queue.

Note that when the ATM receiver is in CES mode, the buffer-not-ready (busy) state is handled by an automatic slip control mechanism; see [Section 31.5, "ATM-to-TDM Adaptive Slip Control."](#)




Figure 31-27. Receive Buffers and BD Table Example

31.12 ATM Controller Buffers

Table 31-10 describes properties of the ATM receive and transmit buffers.

Table 31-10. Receive and Transmit Buffers

AAL	Receive		Transmit	
	Size	Alignment	Size	Alignment
AAL5	Multiple of 48 octets (except last buffer in frame)	Double word aligned	Any	No requirement
AAL3/4	At least 44 octets (except last buffer in frame)	Double word aligned	At least 44 octets	No requirement
AAL1/ AAL1 CES	Multiple of 8 octets	No requirement	Multiple of 8 octets	No requirement
AAL0	52-64 octets.	Burst-aligned	52-64 octets.	No requirement

31.12.1 AAL1 CES RxBD

Figure 31-28 shows the AAL1 CES RxBD.




Figure 31-28. AAL1 CES RxBD

Table 31-11 describes AAL1 CES RxBD fields.

Table 31-11. AAL1 CES RxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	E	Empty. 0 The buffer associated with this RxBD is filled with received data or data reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP cannot use this BD again while E = 0. 1 The buffer is not full. This RxBD and its associated receive buffer are owned by the CP. Once E is set, the core should not write any fields of this RxBD.
	1	—	—
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table of the current channel. 1 This is the last BD in the RxBD table of this current channel. After this buffer is used, the CP receives incoming data into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table overall space is constrained to 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been used. 1 An Rx buffer event is sent to the interrupt queue after the ATM controller uses this buffer. FCCE[GINTx] is set when the INT_CNT reaches the global interrupt threshold.
	4-5	—	—
	6	CM	• Continuous mode 0 Normal operation. 1 The empty bit (RxBD[E]) is not cleared by the CP after this BD is closed, allowing the associated buffer to be overwritten automatically when the CP next accesses this BD.
	7-8	—	—
	9	EOSF	End of super frame. CES mode (RCT[CESM=1]) only. 0 No signaling information should be inserted after closing this buffer. 1 When closing this buffer, the ATM receiver unpacks the CAS information from the incoming AAL1 cells and stores it in the internal CAS block. Note that this bit should be set by the user at the end of each super-frame in the common (MCC, ATM) BD table. See Section 31.4.6, "Channel Associated Signaling (CAS) Support."
	10-15	—	—
0x02	—	DL	Data length. The number of octets the CP writes into the buffer once its BD is closed.
0x04	—	RXDBPTR	Rx data buffer pointer. Points to the first location of the associated buffer; may reside in either internal or external memory. This pointer must be burst-aligned.

31.12.2 AAL1 CES TxBDs

Figure 31-29 shows the AAL1 CES TxBD.




Figure 31-29. AAL1 CES TxBD

Table 31-12 describes AAL1 CES TxBD fields.

Table 31-12. AAL1 CES TxBD Field Descriptions

Offset	Bits	Name	Description
0x00	0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated buffer. The CP clears this bit after the buffer has been sent or after an error condition is encountered. 1 The buffer prepared for transmission by the user has not been sent or is being sent. No fields of this BD may be written by the user once R is set.
	1	—	—
	2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer is used, the CP sends outgoing data from the first BD in the table (the BD pointed to by the channel's TCT[TBD_BASE]). The number of TxBDs in this table is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx buffer event is sent to the interrupt queue after this buffer is serviced. FCCE[GINTx] is set when the INT_CNT counter reaches the global interrupt threshold.
	4–5	—	—
	6	CM	Continuous mode 0 Normal operation. 1 The CP does not clear the ready bit after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD.
	7–8	—	—
	9	EOSF	End of super frame. CES mode (TCT[CESM=1]) only. 0 No signaling information should be inserted after closing this buffer. 1 When closing this buffer the ATM transmitter fetches the CAS information from the internal CAS block and packs it to the outgoing AAL1 cells. Note that this bit should be set by the user at the end of each super-frame in the common (MCC, ATM) BD table. See Section 31.4.6, "Channel Associated Signaling (CAS) Support."
	10–15	—	—

Table 31-12. AAL1 CES TxBD Field Descriptions (continued)

Offset	Bits	Name	Description
0x02	—	DL	The number of octets the ATM controller should transmit from this BD's buffer. It is not modified by the CP. The value of DL should be greater than zero.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer. The buffer may reside in either internal or external memory. This value is not modified by the CP.

31.13 AAL1 CES Exceptions

There are four circular interrupt queues available for each channel. The interrupt queue number is programmed in RCT[INTQ] and TCT[INTQ]. Events can be masked by clearing interrupt mask bits in the RCT and TCT.

When one of the AAL1 channels generates an interrupt request, the CP writes a new entry to the table consisting of the channel's number and a description of the exception. The valid (V) bit is then set and INTQ_PTR is incremented. When INTQ_PTR reaches the entry in which W is set, it returns to the first entry of the queue. Each one-word entry provides detailed interrupt information to the host. More details can be found in Section 29.11, "ATM Exceptions."

31.13.1 AAL1 CES Interrupt Queue Entry

The figure below shows an interrupt queue entry.




Figure 31-30. AAL1 CES Interrupt Queue Entry

The table below describes interrupt queue entry fields.

Table 31-13. AAL1 CES Interrupt Queue Entry Field Descriptions

Offset	Bits	Name	Description
0x00	0	V	Valid interrupt entry 0 This interrupt queue entry is free and can be use by the CP. 1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.
	1	—	—
	2	W	Wrap bit. When set, this is the last interrupt circular table entry. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3–7	—	—
	8	SLIPE	Slip End. Set when an AAL1 channel exits a slip state (the channel's adaptive counter reaches the ATM_Start threshold and the ATM channel regains its SYNC). At this point the receiver starts to receive the incoming cells. See Section 31.6, "3-Step-SN Algorithm." Note that this interrupt can be masked with RCT[SLIPIM=0]. See Section 31.9.1, "Receive Connection Table (RCT)." This interrupt has an associated channel code.

Table 31-13. AAL1 CES Interrupt Queue Entry Field Descriptions (continued)

Offset	Bits	Name	Description
	9	SLIPS	Slip Start. Set when an AAL1 channel enters a slip state (the channel's adaptive counter reaches the ATM_Stop threshold or the ATM channel loses its SYNC). At this point the receiver drops incoming cells until the adaptive counter reaches the ATM_Start threshold and the channel is resynchronized. See Section 31.6, "3-Step-SN Algorithm." Note that this interrupt can be masked with RCT[SLIPIM=0]. See Section 31.9.1, "Receive Connection Table (RCT)." This interrupt has an associated channel code.
	10	CASUP	CAS Update Interrupt. Set when one of the eight outgoing CAS blocks is updated by the CP. New signaling information has been received within the received AAL1 cells. Note that this interrupt is available in CES mode and when RCT[CCASM=1] mode. This interrupt has an associated channel code.
	11	TBNR	Tx buffer-not-ready. Set when a transmit buffer-not-ready interrupt is issued. This interrupt is issued when the CP tries to open a TxBD that is not ready (R = 0). This interrupt is sent only if TCT[BNM] = 1. This interrupt has an associated channel code. Note that for AAL5, this interrupt is sent only if frame transmission is started. In this case, an abort frame transmission is sent (last cell with length=0), the channel is taken out of the APC, and the TCT[VCON] flag is cleared.
	12	RXF	Rx frame. RXF is set when an Rx frame interrupt is issued. This interrupt is issued at the end of AAL5 PDU reception. This interrupt is issued only if RCT[RXFM] = 1. This interrupt has an associated channel code.
	13	BSY	Busy condition. The BD table or the free buffer pool associated with this channel is busy. Cells were discarded due to this condition. This interrupt has an associated channel code.
	14	TXB	Tx buffer. TXB is set when a transmit buffer interrupt is issued. This interrupt is enabled when both TxBD[I] and TCT[IMK] = 1. This interrupt has an associated channel code.
	15	RXB	Rx buffer. RXB is set when an Rx buffer interrupt is issued. This interrupt is enabled when both RxBD[I] and RCT[RXBM] = 1. This interrupt has an associated channel code.
0x02	—	CC	Channel code specifies the channel associated with this interrupt.

31.14 AAL1 Sequence Number (SN) Protection Table

The 32-byte sequence number protection table, pointed to by AAL1_SNPT_BASE in the ATM parameter RAM, resides in dual-port RAM and is used for AAL1 only. The table should be initialized according to [Figure 31-31](#).

Offset	Value
Offset + 0x00	0x0000
Offset + 0x02	0x0007
Offset + 0x04	0x000D
Offset + 0x06	0x000A
Offset + 0x08	0x000E
Offset + 0x0A	0x0009
Offset + 0x0C	0x0003
Offset + 0x0E	0x0004
Offset + 0x10	0x000B
Offset + 0x12	0x000C
Offset + 0x14	0x0006
Offset + 0x16	0x0001
Offset + 0x18	0x0005
Offset + 0x1A	0x0002
Offset + 0x1C	0x0008
Offset + 0x1E	0x000F

Figure 31-31. AAL1 Sequence Number (SN) Protection Table

31.15 Internal AAL1 CES Statistics Tables

An AAL1 CES statistics table, shown in [Table 31-14](#), resides in the dual-port RAM and holds AAL1 CES statistics on a per-VC basis. AAL1_Int_STATT_BASE points to the base address of these tables. Each AAL1 channel has its own table with a starting address given by AAL1_Int_STATT_BASE + ATM_CHANNEL# × 8.

Table 31-14. AAL1 CES DPR Statistics Table

Offset	Name	Width	Description
0x00	Rx_AAL1_VALID	Hword	16-bit cyclic counter. Counts the total received AAL1 cells delivered to the receive buffers. This counter includes the tag cells (with SCE, SNE).
0x02	Rx_AAL1_BOV	Hword	16-bit cyclic counter. Counts the number of ATM buffer-pre overrun events i.e the ATM write pointer reaches the ATM_STOP threshold. See Section 31.5 , “ATM-to-TDM Adaptive Slip Control.”
0x04	Tx_AAL1_VALID	Hword	16-bit cyclic counter. Counts the transmitted AAL1 cells.
0x06	Tx_AAL1_BUN	Hword	16-bit cyclic counter. Counts the number of ATM buffer underrun events. See Section 31.4.1.2 , “TDM-to-ATM.”

31.16 External AAL1 CES Statistics Tables

An AAL1 CES statistics table, shown in [Table 31-15](#), resides in the external memory and holds AAL1 CES statistics on a per-VC basis. AAL1_Ext_STATT_BASE points to the base address of these tables. Each AAL1 channel has its own table with a starting address given by AAL1_Ext_STATT_BASE + ATM_CHANNEL# × 16.

Table 31-15. AAL1 CES External Statistics Table

Offset	Name	Width	Description
0x00	Rx_AAL1_LOST	Hword	16-bit cyclic counter. Counts the number of AAL1 lost cells events. See Section 31.6, “3-Step-SN Algorithm.”
0x02	Rx_AAL1_MISS	Hword	16-bit cyclic counter. Counts the number of AAL1 misinserted events. See Section 31.6, “3-Step-SN Algorithm.”
0x04	Rx_AAL1_SCE	Hword	16-bit cyclic counter. Counts the number of AAL1 sequence errors i.e the expected SC is not match with the received one (ESC!= RSC). See Section 31.6, “3-Step-SN Algorithm.”
0x06	Rx_SNP_Error	Hword	16-bit cyclic counter. Counts the number of ATM cell that received with SNP error. (AAL1 PDU Header Error)
0x08	Rx_AAL1_SPE	Hword	16-bit cyclic counter. Counts the number of structured pointer error events (i.e parity error, Tag cell or pointer mismatch). See Section 31.7, “Pointer Verification Mechanism.”
0x0A	Rx_ReSYNC	Hword	16-bit cyclic counter. Counts the number of AAL1 resynchronized events: pointer reframes, slip events, two consecutive cells with errors (SNE, SCE, Tag...), and two consecutive pointers with errors (parity error or pointer mismatch).
0x0C–0x0E	—	Word	Reserved, should be cleared during initialization.

Note that both the internal and the external statistics tables should be cleared by the user.

31.17 CES-Specific Additions to the MCC

Additions to the MCC global parameter RAM and modifications to the channel-specific CHAMR and INTMASK registers have been implemented to support CES operation. Refer to [Section 28.3.3, “MCC Parameters for AAL1 CES Usage,”](#) [Section 28.3.3.1.1, “Interrupt Circular Table Entry and Interrupt Mask \(INTMSK\)—AAL1 CES,”](#) and [Section 28.3.1.3, “Channel Mode Register \(CHAMR\)—HDLC Mode,”](#) for more information.

31.18 Application Considerations


- The buffer size (MCC [MRBLR]) must be a multiple of 8 octets.
- The CAS buffer operates in continuous mode with newer signaling information continuously overwriting older signaling.
- The CES application does not use super-frame synchronization for the data flow in ATM-to-TDM and TDM-to-ATM interworking. However, for the signaling flow, the PowerQUICC II uses the super-frame sync signal to know when to supply the signaling information to the external framer.

The external framer then places the signaling information at the appropriate position in the super frame. See [Section 31.4.6, “Channel Associated Signaling \(CAS\) Support.”](#)

- Simple external logic is needed to synchronize the MCC-to-framer serial connection. When going from TDM-to-ATM, the CAS information should be read by the MCC on the 24th frame of a super frame.
- The adaptive rate FIFO method can be implemented by the core by calculating the difference between the ATM and MCC pointers.
- When going from TDM-to-ATM, the ATM channel should be programmed to work at a higher rate than the MCC super-channel rate. We expect that the jitter caused by the APC traffic reshaping will depend on the ATM channel rate (PCR, PCR_FRACTION). [Figure 31-32](#) illustrates this timing issue. See also [Section 31.4.1.2, “TDM-to-ATM.”](#)


MCC timing:

BDs are ready to be transmitted at the rate shown below.




ATM timing:

The optimal ATM channel rate would match the MCC super channel rate exactly.



ATM timing (adjusted to higher rate):

If PCR and PCR_FRACTION cannot provide the exact MCC super channel rate, the ATM channel should be programmed to a higher rate to avoid the MCC buffer-not-ready state. It is recommended that the ATM rate be double that of the MCC.



Extra request at the higher rate to compensate for jitter.

Note that some of the extra requests will not be needed (buffer-not-ready) and will be ignored by the ATM controller.

Figure 31-32. TDM-to-ATM Timing Issue

Chapter 32

ATM AAL2

NOTE

The functionality described in this chapter is not available on the MPC8250 nor on rev A.1 .29µm (HiP3) silicon.

Refer to www.freescale.com for the latest RAM microcode packages that support enhancements.

The microcode implementation of the ATM adaptation layer type 2 (AAL2) on the PowerQUICC II is compliant with the ITU-T recommendations I.363.2 and I.366.1. This chapter describes the functionality and data structures of AAL2 CPS, CPS switching, and SSSAR and should be used as a supplement to [Chapter 30, “ATM Controller and AAL0, AAL1, and AAL5.”](#)

32.1 Introduction

AAL2 enables the multiplexing of voice and data channels over a single ATM VC. The channels consist of packets transported within individual ATM cells (see [Figure 32-1](#)). Packet lengths are allowed to vary in order to accommodate bandwidth fluctuations of the individual channels. Each packet has a channel identifier (CID) so that each AAL2 user (channel) is uniquely identified by the triplet VP | VC | CID.




Figure 32-1. AAL2 Data Units

AAL2 is subdivided into two sublayers, as shown in [Figure 32-2](#):

- Common part sublayer (CPS)—In the CPS sublayer, variable length packets coming from multiple users are assembled into CPS-PDUs belonging to a single ATM VC.
- Service-specific convergence sublayer (SSCS)—The SSCS sublayer handles the mapping of user data to the CPS sublayer. The SSCS segments large data frames into smaller CPS packets and also provides different services to the user, such as transmission error detection. The SSCS sublayer is further divided into three service-specific layers:
 - Service-specific segmentation and reassembly sublayer (SSSAR)
 - Service-specific transmission error detection sublayer (SSTED)
 - Service-specific assured data transfer sublayer (SSADT)




Figure 32-2. AAL2 Sublayer Structure

The AAL2 microcode implements the CPS and SSSAR sublayers. (The SSADT and SSTED sublayers are not implemented.) As shown in [Figure 32-2](#), the user can access the CPS sublayer directly or through the SSSAR sublayer. The SSSAR sublayer is used mainly for transferring large data frames.

The AAL2 microcode also enables switching from one PHY | VP | VC | CID combination to another; an example is shown in [Figure 32-3](#).




Figure 32-3. AAL2 Switching Example

32.2 Features

The PowerQUICC II's AAL2 features are as follows:

- Fully complies with ITU-T I.363.2 (09/97 and 11/00) and ITU-T I.366.1 (06/98) specifications.
- Number of AAL2 external channels supported is subject to internal memory constraints
 - Each external channel requires space for one Transmit Queue Descriptor in internal memory. Typically, up to 1000 external channels can be supported.
- Supports CBR, VBR and UBR+ traffic types
 - PCR pacing (with optional Timer_CU)
 - VBR pacing (with optional Timer_CU)
 - UBR+ pacing (no Timer_CU support)
- Priority mechanism for transmitting per VC. The priority mechanism provides for TX queues having equal or differing priorities. The SSSAR TX queues can be prioritized flexibly among the CPS TX queues.
- Timer_CU support
- NoSTF mode support
- Support for partially filled cells
- User-defined cells (as described in [Section 30.7, “User-Defined Cells \(UDC\)”](#)).
- Interrupt indications include the ATM channel number, the CID, and the event type. The events reported are TX buffer not ready, TX buffer transmitted, RX buffer not ready, RX buffer, RX SSSAR frame, and RX AAL2 error events.
- CPS switching
 - Switching from a receive PHY₁ | VP₁ | VC₁ | CID₁ combination to another transmit PHY₂ | VP₂ | VC₂ | CID₂ combination
 - Partial packet discard support
 - For each switched queue, a counter for the total number of packets in the queue is available.
- CPS Receiver
 - Segmentation of CPS PDU directly to external memory queues

- A separate queue for every VP | VC | CID or a common queue for multiple VP | VC | CID combinations
- Receive one or multiple VP | VC | CIDs directly to a specific TX queue to enable switching
- Sequence number (SN) protection check for CPS-PDU
- CRC5 (HEC) check to detect errors in the CPS-PH of the CPS-Packet
- OSF (offset field) of the STF (start of frame) check (a valid value is less than 48)
- An SDU length limit parameter (Max_SDU_Deliver_Length) per ATM VC
- Odd parity check for the STF octet of the CPS-PDU
- CPS Transmitter
 - Reassemble CPS PDU directly from external memory
 - Perform CPS-PDU padding as needed
 - Insert Sequence Number bit of the CPS-PDU
 - Parity bit is calculated to provide odd parity over the STF octet
 - Calculation of CRC-5 on the first 19 bits of the CPS-PH
 - UUI field in the CPS-Packet header is programmed according to the value of the CPS_UUI parameter (per packet)
 - A free running counter (per TX Queue) is decremented for each packet sent.
- SSSAR Receiver
 - Reassemble CPS packets from the same CID into an SSSAR SDU
 - A separate queue for every PHY | VP | VC | CID
 - Perform all the above mentioned CPS receiver functions
 - A Ras_Timer mode is provided. When the Ras_Timer expires the buffer is closed with a timer expired error. The next packet received starts a new SSSAR SDU in a new buffer.
 - The SDU length is checked. If the frame exceeds the length limit (SSSAR_Max_SDU_Length), the receiver discards the rest of the packets from the current frame, closes the buffer and reports a Max_SDU violation error in the BD. The next packet received starts a new SSSAR SDU in a new buffer.
 - Partial Packet Discard. If no buffer is available when a packet arrives, the receiver enters a frame hunt state and discards each incoming packet from the current frame.
 - The UUI field is stored for the host into the RxBD after receiving the whole SSSAR frame.
- SSSAR Transmitter
 - Segmentation of SSSAR SDUs from SSSAR TX queue into CPS packets
 - An SSSAR TX queue may contain several CIDs
 - Performs all the above mentioned CPS transmitter functions
 - A programmable segment length (Seg_Len) is copied from the SSSAR SDU into the CPS packet payload, except for when at the end of the frame or buffer.
 - UUI mode available. When UUI mode is enabled, the SSSAR UUI is copied from the byte following the last byte of the frame.

32.3 AAL2 Transmitter

The following sections describe the AAL2 transmitter.

32.3.1 Transmitter Overview

A transmitter cycle starts when the APC schedules an ATM channel number for transmission. The TCT is fetched and the AAL type of the channel is checked. For AAL2 cells, the transmitter first handles uncompleted packets from the previous cell of the current CID (partial and split cases) by filling the beginning of the cell with the remainder of the last packet.

Then, the transmitter performs the priority mechanism (see [Section 32.3.2, “Transmit Priority Mechanism”](#)) in order to fill the cell with new packets. The priority mechanism determines the order in which the TX queues are serviced. The transmitter continues to search for ready packets in the TX Queues until either the cell is successfully filled with packets, or no more packets are ready but the cell is not yet completed. In the first case the cell is simply sent. In the latter case, the optional Timer_CU (described in [Section 32.3.5.1, “AAL2 Protocol-Specific TCT”](#)) is examined. If the Timer_CU has expired, the uncompleted cell is padded with zeros and sent; otherwise, the cell is temporarily stored in external memory for the CP to attempt to complete it the next time the channel is scheduled.

The TX queues are the data structures that store the CPS packets and SSSAR frames. Each TX queue can contain different CIDs. Each TX queue is maintained by a Tx queue descriptor (TxQD) that holds the queue pointer and parameters to manage the queue.

When the transmitter fetches a packet out of an SSSAR TX Queue, it usually takes out of the SSSAR buffer a number of octets equal to TxQD[Seg_Len] (see [Section 32.3.5.4, “SSSAR Tx Queue Descriptor”](#)). The channel CID is taken from the BD of the first buffer of the SSSAR frame (see [Section 32.3.5.5, “SSSAR Transmit Buffer Descriptor”](#)). A CPS UUI = 27 is used for all the in-frame packets until the last packet from the SSSAR frame is sent. The last packet can optionally contain a per frame, user-defined UUI. After an SSSAR buffer is completely sent, an optional interrupt event is issued to the host. Also, if an SSSAR TX queue is empty an optional interrupt event is issued to the host.

In case of CPS TX Queue, the transmitter fetches the packet header out of a buffer descriptor and the packet payload out of a CPS buffer (see [Section 32.3.5.3, “CPS Buffer Structure”](#)). The HEC in the packet header is calculated by the CP or taken from the buffer descriptor based on the user configuration. After a CPS packet is sent, an optional interrupt event is issued to the host. Also, if the CPS TX queue is empty an optional interrupt event is issued to the host.

The optional partial filled mode (see [Section 32.3.3, “Partial Fill Mode \(PFM\)”](#)) limits the number of data octets per cell. This can be used to ensure that a cell does not contain a split packet or to limit transmission to one packet per TX cell by setting a low partial fill threshold (PFT).

The no-STF (no start of frame) mode (see [Section 32.3.4, “No STF Mode”](#)) enables the transmission of cells that do not include the STF byte, thus allowing for 48-byte packets.

32.3.2 Transmit Priority Mechanism

The transmit priority mechanism operates in two modes:

- Round robin (TCT[Fix]=0)
- Fixed priority (TCT[Fix]=1)

The following sections describe the priority options.

32.3.2.1 Round Robin Priority

In round robin priority mode, the Tx queues all have equal priority. The transmitter starts with the TxQD pointed to by TCT[FirstQueue], as shown in Figure 32-4. The number of packets that the transmitter services from each queue is determined by the one-packet bit (TCT[OneP]). If TCT[OneP]=0, the transmitter tries to process as many packets in the queue as needed to fill up the cell. Only when the queue is empty does the transmitter move on to the next queue (assuming the cell is not completed). If TCT[OneP]=1, the transmitter attempts to take only one packet out of each queue. (Set TCT[OneP] for implementations where each queue contains only one CID.)




Figure 32-4. Round Robin Priority

The transmitter steps from one TxQD to the next along the queue links. The TCT[MaxStep] parameter limits the number of TX Queues that the transmitter visits during a cell time. If MaxStep is reached before the cell has been completely filled, one of the following events takes place:

- TCT[ET]=0 (Timer CU disabled). The cell is padded with zeros and sent.
- TCT[ET]=1 (Timer CU enabled). If the timer has not expired, the cell is not sent. (The transmitter attempts to fill the cell the next time this channel is scheduled.) If the timer has expired, the cell is padded with zeros and sent

After the transmitter sends a cell, it saves the queue link of the last TxQD serviced in TCT[FirstQueue].

32.3.2.2 Fixed Priority

In fixed priority mode (TCT[Fix]=1), the transmitter, with each new cell, starts with searching the highest priority queue and then moves on to the lower priority queues. The TCT[FirstQueue] points to the highest priority queue, as shown in Figure 32-5, and remains unchanged by the CP.




Figure 32-5. Fixed Priority Mode

The TCT[OneP] determines the number of packets that the transmitter attempts to take from each queue (see the explanation in round robin mode).

The NextQueue field of the lowest priority TxQD should be cleared (null link), and TCT[MaxStep] should be programmed to the total number of TX queues in the channel. When the transmitter reaches the null link and the cell is still not complete, the transmitter checks the TIMER CU mode as described above for the round robin mode.

32.3.3 Partial Fill Mode (PFM)


The partial fill mode (TCT[PFM]=1) allows the user to specify a partial fill threshold (TCT[PFT]), which limits the number of data octets sent with each ATM cell. Partial fill mode assures that packets are not split over two cells, unless the first packet of the cell is greater than 47 bytes.

In partial fill mode, the transmitter starts by filling the ATM cell with the first packet. After the first packet, the CP determines if including the next packet in the cell would exceed the PFT limit. If so, the second packet is not inserted into the current cell, the unused payload is padded with zeros, and the cell is sent. If the second packet does not exceed PFT, the CP inserts it into the CPS-PDU and moves on to the third packet, and so on.


By programming PFT = 1, the partial fill mode can also serve to assure that only one packet is sent per cell.

The following figures provide examples of partial fill mode operation:


1. Five packets fit exactly within the PFT limit



2. Because PFT is less than the combined lengths of packet 1, packet 2 and packet 3, the ATM cell is sent only with packets 1 and 2. (Packet 3 will be sent with the next cell.)



3. Because the first packet exceeds the PFT value, the CPS-PDU consists only of this packet (and the unused octets are padded with zeros).




32.3.4 No STF Mode

The no-STF (no start of frame) mode enables the transmission of 48-byte packets by not including the STF byte in the CPS PDU. The no-STF mode should always be used with PFT programmed to 47 in order to prevent split and partial packets. For the AAL2 channels that use this mode, packets must not be larger than a maximum packet size of 48.

The user activates this mode per ATM channel by doing the following:

1. Setting TCT[NoSTF]=1 and TCT[PFM]=1
2. Establishing a partial fill threshold by programming TCT[PFT]=47

The following figure shows a cell using no-STF mode:



32.3.5 AAL2 Tx Data Structures

The following sections describe the transmit connection tables (TCT) and the structures in which CPS packets and SSSAR SDUs are stored in memory.

32.3.5.1 AAL2 Protocol-Specific TCT

The transmit connection table (TCT) is a VC-level table and is where the AAL type for the ATM channel number is selected. The parameters related to the ATM channel number or to all the TX Queues of the ATM channel are maintained here. [Figure 32-6](#) shows the AAL2-specific TCT.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Offset + 0x00	—	GBL	BO	—	DTB	BIB	AVCF	PFM	ATT	ET	VCON	INTQ					
Offset + 0x02	—											NoSTF	AAL				
Offset + 0x04	—																
Offset + 0x06	—																
Offset + 0x08	—																
Offset + 0x0A	FirstQueue																
Offset + 0x0C	Rate Remainder								PCR Fraction								
Offset + 0x0E	PCR																
Offset + 0x10	Timer_CU_period																
Offset + 0x12	Timer_Period_Shadow																
Offset + 0x14	—																
Offset + 0x16	APC Linked Channel																
Offset + 0x18	ATM Cell Header (VPI,VCI,PTI,CLP)																
Offset + 0x1a	—																
Offset + 0x1C	—	PMT						MaxStep									
Offset + 0x1E	—	PFT						—	OneP	STPT	Fix	PM					

Figure 32-6. AAL2 Protocol-Specific Transmit Connection Table (TCT)

NOTE

When the channel is active, the CP fetches the TCT (32 bytes) using burst cycle and writes back only the first (24 bytes).

[Table 32-1](#) describes the AAL2 TCT fields.

.

**Table 32-1. AAL2 Protocol-Specific Transmit Connection Table (TCT)
Field Descriptions**

Offset	Bits	Name ¹	Description
0x00	0–1	—	Reserved, should be cleared during initialization.
	2	GBL	Global. Setting GBL enables snooping of data buffers, BD, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering. This field is used for data buffers. 00 Reserved. 01 Power PC little endian. 1x Big endian.
	5	—	Reserved, should be cleared during initialization.
	6	DTB	Data buffer bus selection. 0 Data buffers reside on the 60x bus. 1 Data buffers reside on the local bus.
	7	BIB	Bus selection for the BDs, interrupt queues and the free buffer pool. 0 Reside on the 60x bus. 1 Reside on the local bus.
	8	AVCF	Auto VC off. Determines APC behavior when the last buffer associated with this VC has been sent and no more buffers are in the VC's TxBD table, 0 The APC does not remove this VC from the schedule table and continues to schedule it to transmit. 1 The APC removes this VC from the schedule table. To continue transmission after the host adds buffers for transmission, a new ATM TRANSMIT command is needed, which can be issued only after the CP clears the VCON bit. (Bit 13)
	9	PFM	Partial fill mode. See Section 32.3.3, “Partial Fill Mode (PFM).” 0 Partially filled cells are not supported. 1 Partially filled cells are supported.
	10-11	ATT	ATM traffic type 00 Peak cell-rate pacing (regular traffic). The host must initialize PCR and PCR fraction. Other traffic parameters are not used. 01 Peak and sustain cell rate pacing (VBR traffic). The APC performs a continuous-state leaky bucket algorithm (GCRA) to pace the channel-sustain cell rate. The host must initialize PCR, PCR fraction, SCR, SCR fraction, and BT (burst tolerance). 10 Peak and Minimum cell rate pacing. The host must initialize PCR, PCR fraction, MCR, MCR fraction, and MDA. 11 Reserved.
	12	ET	Enable Timer_CU. 0 Timer_CU operation in this channel is disabled. 1 Timer_CU operation in this channel is enabled.
13	VCON	Virtual channel is on Should be set by the host before it issues an ATM TRANSMIT command. When the host sets the STPT (stop transmit) bit, the CP deactivates this channel and clears VCON. The host can issue another ATM TRANSMIT command only when the CP clears VCON.	
14–15	INTQ	Points to one of the four interrupt queues available.	

**Table 32-1. AAL2 Protocol-Specific Transmit Connection Table (TCT)
Field Descriptions (continued)**

Offset	Bits	Name ¹	Description
0x02	0-11	—	Reserved, should be cleared during initialization.
	12	NoSTF	No STF byte. See Section 32.3.4, “No STF Mode.” 0 Normal AAL2 cell structure. 1 The cell does not include the STF byte. In this mode each cell starts with a new packet and contains only whole packets (no split or partial).
	13-15	AAL	AAL type 000 AAL0 —Segmentation with no adaptation layer 001 AAL1 —ATM adaptation layer 1 protocol 010 AAL5 —ATM adaptation layer 5 protocol 100 AAL2 —ATM adaptation layer 2 protocol 101 AAL1_CES. Refer to Chapter 31, “ATM AAL1 Circuit Emulation Service.” All others reserved.
0x04	—	—	Reserved, should be cleared during initialization.
0x06	—	—	Reserved, should be cleared during initialization.
0x08	—	—	Reserved, should be cleared during initialization.
0x0A	—	FirstQueue	Points to the first queue to be serviced in the transmitter cycle. In round-robin priority mode (TCT[Fix]=0), this pointer could point to any one of the TxQDs related to this channel. In fixed priority mode (TCT[Fix]=1), this pointer should point to the highest priority TxQD.
0x0C	0-7	Rate Remainder	Rate remainder. Used by the APC to hold the rate remainder after adding the pace fraction to the additive channel rate. Should be cleared during initialization by the user.
	8-15	PCR Fraction	Peak cell rate fraction. Holds the peak cell rate fraction of this channel in units of 1/256 slot. If this is an ABR channel, this field is automatically updated by the CP.
0x0E	—	PCR	Peak cell rate. Holds the peak cell rate (in units of APC slots) permitted for this channel according to the traffic contract. Note that for an ABR channel, the CP automatically updates PCR to the ACR value.
0x10	—	Timer_CU_period	Timer_CU duration in units of APC slots. Assures that CPS-Packet already packed in a cell wait at most the Timer_CU duration. The user defines this field.
0x12	—	Timer_Period_Shadow	This field must be initialized to the Timer_CU period in units of APC slots.
0x14	—	—	Reserved, should be cleared during initialization.
0x16	—	APCLC	APC linked channel. Used by the CP. Should be cleared during initialization.
0x18	—	ATMCH	ATM cell header. Holds the full (4-byte) ATM cell header of the current channel. The transmitter appends ATMCH to the cell payload during transmission.

**Table 32-1. AAL2 Protocol-Specific Transmit Connection Table (TCT)
Field Descriptions (continued)**

Offset	Bits	Name ¹	Description
0x1C	0-1	—	Reserved, should be cleared during initialization.
	2-7	PMT	Performance monitoring table. Points to one of the available 64 performance monitoring tables. The starting address of the table is PMT_BASE+PMT*32.
	8-15	MaxStep	Holds the number of TX Queues visited for each cell being prepared for transmission. In fixed priority mode (TCT[Fix]=1), MaxStep should be set to the total number of TX queues in the channel. See Section 32.3.2, “Transmit Priority Mechanism.”
0x1E	0-1	—	Reserved, should be cleared during initialization.
	2-7	PFT	Partial fill threshold. Used for partially filled cells only; see Section 32.3.3, “Partial Fill Mode (PFM).” Specifies the maximum number of packet bytes allowed in a CPS PDU. The range 1-48 are valid values. If PFT=48 in partial fill mode, performance is adversely affected. When not in partial fill mode, PFT must be initialized to 47.
	8-11	—	Reserved, should be cleared during initialization.
	12	OneP	One packet per queue. See Section 32.3.2, “Transmit Priority Mechanism.” 0 The transmitter reads as many packets as possible from each TX queue before moving to the next queue. 1 The transmitter reads only one packet from each TX queue before advancing to the next queue.
	13	STPT	Stop transmit. Should be cleared during initialization. When the host sets this bit, the CP removes this channel from the APC and clears TCT[VCON] flag.
	14	Fix	Fixed priority. See Section 32.3.2, “Transmit Priority Mechanism.” 0 Round robin priority. The TX Queues related to this channel all share the same priority. 1 Fixed priority. The TX Queues are ordered in a fixed priority ladder.
	15	PM	Performance monitoring 0 No performance monitoring for this VC. 1 Performance is monitored for this VC. When a cell is sent for this VC, the performance monitoring table indicated in PMT field is updated.

¹ **Boldfaced** entries must be initialized by the user.

32.3.5.2 CPS Tx Queue Descriptor

Each CPS TxBD table is managed by a CPS Tx queue descriptor (TxQD), as shown in [Figure 32-7](#). The TxQD contains the address of the next BD to be serviced, and other queue-specific parameters. The NextQueue pointer is used to create a linked list of TxQDs, as described in [Section 32.3.2, “Transmit Priority Mechanism.”](#) The CPS TxQD is located in the dual-port RAM, in a 16-byte aligned address.




Figure 32-7. CPS Tx Queue Descriptor (TxQD)

Table 32-2 describes the CPS TxQD fields.

Table 32-2. CPS TxQD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0-7	—	Reserved for internal use. (Used to save the BD status of the open BD.)
	8	BNM	Buffer not-ready interrupt mask of the TxBD table. 0 The transmit buffer-not-ready event for this queue is masked. (The event is not sent to the interrupt queue.) 1 The buffer-not-ready event for this queue is enabled.
	9	SW	Switching queue. 0 Normal TX Queue. 1 This TxQD handles a switching queue. The receiver and transmitter share this queue.
	10	HEC	HEC calculation. 0 Transmitter calculates the CPS header HEC. 1 The CPS header HEC is taken as is from the CPS buffer descriptor.
	11	CPS	Sublayer type. For a CPS TxQD, this field must be set. 0 SSSAR or SSTED. 1 CPS packet.
	12	TBM	Transmit buffer interrupt mask. 0 The transmit buffer event of this queue is masked. (The event is not sent to the interrupt queue). 1 The transmit buffer event of this queue is enabled.
	13-15	—	Reserved, should be cleared during initialization.
0x02	—	TxBD Table Offset In	Used only when this queue is used for switching (SW=1). Should be cleared during initialization.
0x04	—	TxBD Table Base	This pointer points to the base address of the BD table.
0x08	—	TxBD Table Offset Out	Holds the offset from the TxBD table base to the next BD to be opened by the transmitter. Should be cleared during initialization.

Table 32-2. CPS TxQD Field Descriptions (continued)

Offset	Bits	Name ¹	Description
0x0A	—	Number of Packets In Queue	Counts the number of packets currently in the queue. If this queue is switched, the receiver increments this counter with each new received packet and the transmitter decrements it with each packet sent. For switching, the user should initialize this counter to zero. When this queue is not switched, this counter counts down with every packet sent. (This can have various purposes such as evaluating the packet rate that is transmitted from this queue.)
0x0C	—	NextQueue	Points to the next TxQD to be serviced after this one. See Section 32.3.2, “Transmit Priority Mechanism.”
0x0E	—	—	Reserved, should be cleared during initialization.

¹ **Boldfaced** entries must be initialized by the user.

32.3.5.3 CPS Buffer Structure

The CPS buffer structure consists of a BD table that points to data buffers. The BDs contain, apart from the buffer pointer, also the packet header. The buffers contain the packet payload. See [Figure 32-8](#).




Figure 32-8. Buffer Structure Example for CPS Packets

Figure 32-9 shows a CPS TxBD.




Figure 32-9. CPS TxBD

Table 32-3 describes the CPS TxBD fields.

Table 32-3. CPS TxBD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated buffer. The CP clears R after the buffer is sent or after an error condition is encountered. 1 The user-prepared buffer has not been sent or is currently being sent. No fields of this BD may be written by the user once R is set.
	1	CM²	Continuous mode 0 Normal operation. 1 The CP does not clear R after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD. However, the R bit is cleared if an error occurs during transmission, regardless of the CM bit setting.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the TxBD table. 1 This is the last BD in the TxBD table. After this buffer is used, the CP transmits outgoing data for this channel from the first BD in the table (the BD pointed to by the channel's TxBD_table_Base in the TxQD). The number of TxBDs in this table is determined only by the W bit.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx Buffer event is sent to the interrupt queue after this buffer is serviced. The GHIN/GLIN bit in the event register is set when the INT_CNT counter reaches terminal count.
	4-7	—	Reserved, should be cleared during initialization.
	8-15	CPS Packet Header	This field contains the beginning (MSB) of the 3-byte packet header. See Figure 32-10 for the CPS packet header format.
0x02	—	CPS Packet Header	This field contains the rest of the packet header. If TxQD[HEC] = 0, the HEC part of the packet header is calculated by the CP, and the user may disregard the five least-significant bits of this field. See Figure 32-10 for the CPS packet header format.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer. There are no byte-alignment requirements for the buffer, and it may reside in either internal or external memory. This pointer is not modified by the CP.

¹ **Boldfaced** entries must be initialized by the user.

² Setting Continuous mode (TxBD[CM] = 1) is not allowed in CID switching mode.




Figure 32-10. CPS Packet Header Format

32.3.5.4 SSSAR Tx Queue Descriptor

A SSSAR TxBD table and its associated buffers are collectively called an SSSAR TX Queue. Each SSSAR TX Queue is managed by an SSSAR TxQD, as shown in Figure 32-11. The TxQD contains the base address of the BD table, the offset of the next BD to be serviced, the data buffer pointer, and other queue-specific parameters. The NextQueue pointer is used to create a linked list of TxQDs, as described in Section 32.3.2, “Transmit Priority Mechanism.” The SSSAR TxQD is located in the dual-port RAM in a 32-byte aligned address.




Figure 32-11. SSSAR Tx Queue Descriptor

Table 32-4 describes the SSSAR TxQD fields.

Table 32-4. SSSAR TxQD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0-7	—	Reserved, should be cleared during initialization.
	8	BNM	Buffer-not-ready interrupt mask of the TxBD table. 0 The transmit buffer-not-ready event for this queue is masked. (The event is not sent to the interrupt queue.) 1 The buffer-not-ready event for this queue is enabled.
	9	UUI	UUI insertion mode 0 UUI of last CPS packet is 0. 1 UUI of last CPS packet is taken from the next byte after the end of the buffer. ²
	10	INF	Indicates the current state of the frame. 0 The next packet will be the first of a new frame. 1 Currently in the middle of the frame.
	11	CPS	Sublayer type. For an SSSAR TxQD, this field must be cleared. 0 SSSAR or SSTED. 1 CPS packet.
	12	TBM	Transmit buffer interrupt mask for TxBD table. 0 The transmit buffer event of this queue is masked. (The event is not sent to the interrupt queue.) 1 The transmit buffer event of this queue is enabled.
	13	SSSAR	SSSAR bit 0 SSTED sublayer 1 SSSAR sublayer
	14-15	—	Reserved, should be cleared during initialization.
0x02	0-7	Seg_Len	Specifies the maximum length in bytes of the SSSAR PDU (excluding the packet header). Seg_Len is limited to 45 in NoSTF=1 mode. The CP always attempts to segment the SSSAR SDU according to this length, but not more than it.
	8-15	—	Reserved, should be cleared during initialization.
0x04	—	TxBD Table Base	Must be initialized to the first TxBD by the user.
0x08	—	TxBD Table Offset Out	Used to calculate the pointer to the next TxBD to be used for transmission. Should be cleared during initialization.
0x0A	—	—	Reserved, should be cleared during initialization.
0x0C	—	NextQueue	Points to the next TxQD to be serviced after this one. See Section Section 32.3.2 , “Transmit Priority Mechanism.”
0x0E–0x1E	—	—	Reserved, should be cleared during initialization.

¹ **Boldfaced** entries must be initialized by the user.

² The 5-bit UUI field is inserted into the header of the last packet of an SSSAR SDU. The user must append the UUI to the last buffer as an additional byte. This additional byte is then inserted into the UUI field of the last packet header (note that, it is important that this additional byte—the byte after the last byte in the last data buffer of the SSSAR frame—contains the 5 bits of the UUI). The 3 MSB bits of this extra byte should be cleared; refer to [Figure 32-10](#).

32.3.5.5 SSSAR Transmit Buffer Descriptor

The SSSAR buffer structure consists of a BD table that points to data buffers. The buffers may contain SSSAR SDUs belonging to different CIDs. Each buffer may contain a whole SSSAR SDU or part of it. The CPS CID is located in the first BD of the SSSAR SDU. See [Figure 32-12](#).




Figure 32-12. SSSAR TxBD

Table 32-5. SSSAR TxBD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated buffer. The CP clears R after the buffer is sent or after an error condition is encountered. 1 The user-prepared buffer has not been sent or is currently being sent. No fields of this BD may be written by the user once R is set.
	1	CM	Continuous mode 0 Normal operation. 1 The CP does not clear R after this BD is closed, allowing the associated buffer to be retransmitted automatically when the CP next accesses this BD. However, the R bit is cleared if an error occurs during transmission, regardless of the CM bit setting.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the TxBD table. 1 This is the last BD in the TxBD table. After this buffer is used, the CP transmits outgoing data for this channel from the first BD in the table (the BD pointed to by the channel's TxBD_table_Base in the TxQD). The number of TxBDs in this table is determined only by the W bit.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 A Tx Buffer event is sent to the interrupt queue after this buffer is serviced. The GHIN/GLIN bit in the event register is set when the INT_CNT counter reaches terminal count.
	4	L	Last. 0 This is not the last buffer of the SSSAR SDU. 1 This is the last buffer of the SSSAR SDU.
	5-7	—	Reserved, should be cleared during initialization.
	8-15	CID	Contains the CID number of the SSSAR SDU pointed by this BD. This field should be written to the first BD of an SSSAR SDU.

Table 32-5. SSSAR TxBD Field Descriptions (continued)

Offset	Bits	Name ¹	Description
0x02	—	Data Length	Contains the length of the buffer associated with this BD. If this is the last buffer (L=1) and the UUI bit in the SSSAR TxQD is set, the 5-bit UUI field is located at (TXDBPTR+Data Length)[3:7] with bit [3] being the msb, that is, in the byte (right justified) immediately following the last byte of the buffer. For best bandwidth utilization and optimized partitioning of the SDU to packets of exactly SegLen size when an SDU is spread over multiple BD's, the application should set Data Length to be an integer multiple of Seg_Len. (Data Length == n x Seg_Len). For an SDU on a single BD this restriction does NOT apply.
0x04	—	TXDBPTR	Tx data buffer pointer. Points to the address of the associated buffer. There are no byte-alignment requirements for the buffer, and it may reside in either internal or external memory. This value is not modified by the CP.

¹ **Boldfaced** entries must be initialized by the user.

32.4 AAL2 Receiver

The following sections describe the AAL2 receiver.

32.4.1 Receiver Overview

The receiver cycle starts after the FCC receives a cell. If the cell header is successfully mapped to an ATM channel number, the corresponding RCT is fetched and the AAL type is read. For AAL2 cells, the receiver begins by checking if the last cell received in this channel (CID) has an uncompleted (split) packet. If so, the receiver first finishes handling this packet.

The receiver then goes through a validation process. The receiver matches the OSF field in the STF with the expected OSF based on the actual split packet (if the first packet is not split, the OSF should be zero). If the two values do not match, an OSF error interrupt is issued and the receiver drops the last packet. Also, if the STF parity check, the SN check or the OSF>47 check results in an error, the receiver issues an interrupt and discards the whole cell. If any of the above errors has occurred and the cell has started with the remainder of an uncompleted packet, the receiver does the following:

- For a CPS sublayer CID, the packet's RxBD[UP] (uncompleted packet) bit is set.
- For an SSSAR sublayer CID, the buffer is closed with RxBD[RxError = US = 10] (uncompleted SDU), and the rest of the frame is dropped.

The receiver now begins the process of extracting new CPS packets out of the cell with another round of error checking. The receiver examines each CPS packet header for the following errors:

- Incorrect packet HEC. The packet and rest of the cell are discarded.
- Packet length (LI+1) is larger than CPS_Max_SDU_Length. The receiver discards the packet and then continues to extract the next packet in the cell. However, if the packet belongs to an SSSAR CID, the receiver closes the SSSAR buffer with RxBD[RxError = OS = 11] (oversized) and discards the rest of the frame.

The receiver issues an interrupt for each of the above errors. When a SSSAR buffer is closed with $RxB[D][RxError = US \text{ or } OS]$, indicating Uncompleted SDU or Oversized, then $RxB[D][L]$ is set, and if $RxQD[RFM]=1$ then the receiver also issues an RXF interrupt.

Then, if no errors have occurred in the packet header, the packet CID is used to match the PHY | VP | VC | CID with an RxQD; see [Section 32.4.2, “Mapping of PHY | VP | VC | CID.”](#) The match process yields an RxQD pointer. The RxQD indicates the type of SAR operation to be performed on the PHY | VP | VC | CID. Three SAR operation modes are supported:

- For the CPS sublayer, each packet from the CID is stored, as is, in a one packet buffer.
- For switching, the packet is stored directly into the transmit buffer, and the CID is translated.
- For the SSSAR sublayer, all packets received from the CID are reassembled into an SSSAR SDU similar to the BD and buffer structures used for AAL5 frames.
- For the SSSAR sublayer, last packet UUI indication is stored in the last RxB[D] of the SDU.

For the SSSAR sublayer, two additional parameters are verified for each new packet received:

- **RAS_Timer expiration.** The **RAS_Timer_Duration** defined in the AAL2 parameter RAM limits the time (starting when the first packet is received) allowed to receive a complete SSSAR SDU. If this time limit is exceeded, the receiver closes the current buffer with $RxB[D][RxError = TE = 01]$ (Ras_Timer expired) and starts a new SSSAR frame with the next packet. When a buffer is closed with $RxB[D][RxError = TE = 01]$, $RxB[D][L]$ is not set and the receiver does not issue an RXF interrupt.
- **SSSAR_Max_SDU_Length.** With each new packet the receiver checks whether the current accumulated length of the SSSAR SDU exceeds the **SSSAR_Max_SDU_Length**. If so, the receiver closes the current buffer with $RxB[D][RxError = OS = 11]$ (oversized), discards the rest of the SSSAR SDU, $RxB[D][L]$ is set, and if $RxQD[RFM]=1$ issues an RXF interrupt.

NOTE

CIDs that have the same number but that are from different AAL2 connections cannot use the same RxQD, unless they never have split packets.

32.4.2 Mapping of PHY | VP | VC | CID

The AAL2 mapping mechanism translates a PHY | VP | VC | CID combination into an RxQD. An RxQD can be unique per PHY | VP | VC | CID.

The mapping mechanism, shown in [Figure 32-13](#), can be broken down as follows:

- Each ATM channel number (RCT) has its own CID mapping table. The mapping table can be placed in internal or external memory (according to $RCT[MAP]$) and is pointed to by $RCT[CID \text{ Mapping Table Base}]$. The CID of the received packet is used as an index into the mapping table.
- Each entry in the mapping table contains a 2-byte RxQD offset. This offset, multiplied by 4, is the offset to an RxQD in either the internal or external RxQD table.
- The two RxQD tables serve all the ATM channel numbers of an FCC. ($RxQD_Base_Int$ and $RxQD_Base_Ext$ are defined in the FCC parameter RAM.)

- RxQD offsets from 8 through 511 point into the internal RxQD table located in dual-port RAM at RxQD_Base_Int. Note that the first 32 bytes of the internal RxQD table are reserved (so offsets 0–7 are reserved).
- RxQD offsets greater than 511 point into the external RxQD table located at RxQD_Base_Ext + (512*4).
- Because the three types of RxQDs are different sizes, some offset numbers may not be used.




Figure 32-13. CID Mapping Process

32.4.3 AAL2 Switching

Switching is performed by pointing an RX CID at a switch RxQD (see Figure 32-14). The switch RxQD is unique for each Rx CID. The descriptor holds a translation CID number and a pointer to a CPS TxQD into which this packet is saved and later sent by the transmitter. (The TxQD pointer is responsible for the actual PHY | VP | VC switching.) The TxQD pointed to by the switch RxQD(s) should have TxQD[SW] set and should not be modified by the host when the channel is active. The transmit scheduling of the packet is done by the APC according to the programmed bit rate of the ATM channel that holds the switched queue.




Figure 32-14. AAL2 Switching

A partial packet discard mode is provided for the AAL2 switched channels that perform end-to-end SSSAR. When this mode is enabled (switch RxQD[PPD]=1), if no buffer is available to receive a packet in the middle of a frame, the subsequent middle packets of the SSSAR SDU are discarded. When the last packet of the SSSAR SDU arrives, the receiver attempts to re-open a buffer.

A number-of-packets-in-queue counter is available in the TxQD. The CP increments the counter for each packet received and decrements it for each packet sent. The host can poll the counter periodically to verify that the switching queues are not over-loaded.

On any open BD that is partially filled, the receiver sets the UP (Un-complete packet) bit. When the packet is fully received during a normal error-free operation, the UP mark is removed, the Empty bit is set, and operation continues. However, if an error is detected by the receiver, the Empty bit is set and the UP bit remains set. In such a case, the transmitter skips this BD and proceeds to the next one. If for any reason the receiver that was in the middle of the BD stopped receiving traffic, the UP bit remains set and the Empty bit is cleared. Another receiver using the same BD ring monitors the UP bit in addition to the Empty bit. If the UP bit is set, the other receiver does not proceed with the reception and gives a Busy interrupt. See [Figure 32-17](#).

The receiver that is in a “stuck” state marks the BD with the receiver channel code that received the partial packet so that the host intervention is easier if needed. See [Figure 32-19](#).

If the TBNR Time Out CNT mechanism is used, the transmitter advances after it tries to transmit the same BD with UP set after a given amount of attempts. The BD will be freed up for use. Refer to the TBNR Time Out CNT description in [Table 32-6](#).

32.4.4 AAL2 RX Data Structures

The following sections describe the receive connection tables and the structures in which CPS packets and SSSAR SDUs are stored in memory.

32.4.4.1 AAL2 Protocol-Specific RCT

The receive connection table (RCT) is a VC-level table and is where the AAL type for the ATM channel number is selected. The parameters related to the ATM channel number or to all the RX Queues of the ATM channel are maintained here. The RCT also contains the pointer to the CID mapping table for the ATM VC. Figure 32-15 shows the AAL2-specific RCT.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0x00	—	GBL	BO	—	DTB	BIB	—	—	—	—	SEGF	ENDF	—	MAP	INTQ	
Offset + 0x02	—											NoSTF	AAL			
Offset + 0x04	—															
Offset + 0x06																
Offset + 0x08																
Offset + 0x0A																
Offset + 0x0c																
Offset + 0x0e																
Offset + 0x10																
Offset + 0x12																
Offset + 0x14																
Offset + 0x16																
Offset + 0x18	CID Mapping Table Base															
Offset + 0x1A																
Offset + 0x1C	—	PMT					TBNR Time OUT CNT									
Offset + 0x1E	Max_CPS_SDU_Deliver_length							—							EM	PM

Figure 32-15. AAL2 Protocol-Specific Receive Connection Table (RCT)

NOTE

For an active channel, the CP uses a burst cycle to fetch the 32-byte RCT and writes back only the first 24 bytes.

Table 32-6 describes the AAL2 RCT fields.

Table 32-6. AAL2 Protocol-Specific RCT Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0–1	—	Reserved, should be cleared during initialization.
	2	GBL	Global. Setting GBL enables snooping of data buffers, BDs, interrupt queues and free buffer pool.
	3–4	BO	Byte ordering—used for data buffers. 00 Reserved 01 munged little endian 1x Big endian
	5	—	Reserved, should be cleared during initialization.
	6	DTB	Data buffer bus selection. 0 Reside on the 60x bus. 1 Reside on the local bus.
	7	BIB	Bus selection for the BDs, interrupt queues, CID mapping table, RxQDs, and the free buffer pool. 0 Reside on the 60x bus. 1 Reside on the local bus.
	8-9	—	Reserved, should be cleared during initialization.
	10	SEGF	OAM F5 segment filtering 0 Do not send cells with PTI=100 to the raw cell queue. 1 Send cells with PTI=100 to the raw cell queue.
	11	ENDF	OAM F5 end-to-end filtering 0 Do not send cells with PTI=101 to the raw cell queue. 1 Send cells with PTI=101 to the raw cell queue.
	12	—	Reserved, should be cleared during initialization.
	13	MAP	CID mapping table memory location select 0 Resides in the dual-port RAM. 1 Resides in external memory.
	14-15	INTQ	Assigns one of the four available interrupt queues to this ATM channel number.
0x02	0–11	—	Reserved, should be cleared during initialization.
	12	NoSTF	No STF byte. 0 Normal AAL2 cell structure. 1 The cell does not include the STF byte. In this mode each cell starts with a packet and contains only whole packets (no split or part).
	13–15	AAL	AAL type 000 AAL0 —Reassembly with no adaptation layer 001 AAL1 —ATM adaptation layer 1 protocol 010 AAL5 —ATM adaptation layer 5 protocol 100 AAL2 —ATM adaptation layer 2 protocol 101 AAL1_CES. Refer to Chapter 31, “ATM AAL1 Circuit Emulation Service.” All others reserved.

Table 32-6. AAL2 Protocol-Specific RCT Field Descriptions

Offset	Bits	Name ¹	Description
0x04	—	—	Reserved, should be cleared during initialization.
0x06	—	—	
0x08	—	—	
0x0A	—	—	
0x0C	—	—	
0x0E	—	—	
0x10	—	—	
0x12	—	—	
0x14	—	—	
0x16	—	—	
0x18	—	CID Mapping Table Base	
0x1C	0–1	—	Reserved, should be cleared during initialization.
	2–7	PMT	Performance monitoring table. Assigns one of the available 64 performance monitoring tables to this VC. The table's starting address is PMT_BASE+PMT*32.
	8–15	TBNR Time Out CNT	The TBNR Time-Out CNT is a parameter that describes the amount of attempts the transmitter tries to transmit a packet on a BD ring which is current marked as partially filled, i.e. waiting for a receiver to finish reception of a packet. This value will be used internally by the transmitter that is the destination for this packet and decremented by the CPM on each attempt. Upon reaching the value 1, the transmitter will act as if the receiver is stuck in error condition and proceed to the next BD in the BD ring. This parameter is valid in switch mode only and should be programmed to a higher value than the ratio between the transmitter rate and the lowest receiver rate in the BD ring. The 8 bit value is scaled by 4 (setting TBNR Time-Out CNT =1 yields a value of 4 internally) so that the max number is 1K. Clearing this field will disable this feature completely
0x1E	0–7	Max_CPS_SDU_Deliver_Length	Indicates the maximum size CPS_SDU in bytes that is allowed to be transported on this channel. This value is compared to the length of each CPS_SDU before it is delivered, as specified in the ITU-T recommendation I.363.2.
	8–13	—	Reserved, should be cleared during initialization.
	14	EM	Receive error mask for AAL2 protocol-specific events. Note that buffer-not-ready, Rx buffer and Rx frame events are not affected by this mask. 0 Disable AAL2 receive error events. 1 Enable AAL2 error events.
	15	PM	Enable performance monitoring 0 No performance monitoring for this VC. 1 Perform performance monitoring for this VC. Whenever a cell is received by this VC, the associated performance monitoring table is updated.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.2 CID Mapping Tables and RxQDs

Each PHY | VP | VC | CID combination is assigned an RxQD using a CID mapping table. To multiplex several receive CIDs into a single common queue, map each multiplexed PHY | VP | VC | CID combination to one RxQD.

The ATM channel's RCT contains the base address of the associated CID mapping table. This base address is external (32 bits) when RCT[MAP]=1; otherwise, the table resides in the dual-port RAM and the base address is two bytes. The CID of the received packet is used as an index into the mapping table. The mapping table entries are 2-byte RxQD offsets. If the CID mapping table is external, it must be on the same bus as the BDs and interrupt queues as specified by RCT[BIB].

There are two RxQDs—one for internal RxQDs and one for external RxQDs. Offsets between 0–511 belong to the 2048-byte internal RxQD table. It is recommended to have as many RxQDs as possible in the internal table. Note that the first 32 bytes of the internal RxQD table are reserved for internal use; that is, RxQD offsets between 0–7 are reserved. The address of an internal RxQD is RxQD_Base_Int + 4*RxQD_Offset.

Offsets between 512–65535 belong to the external RxQD table. The address of an external RxQD is RxQD_Base_Ext + 4*RxQD_Offset. The external RxQD table must be on the same bus as the BDs and interrupt queues as specified by RCT[BIB].

Because the three kinds of RxQDs are each a different size (for example, an SSSAR RxQD is 32 bytes and a CPS switch RxQD is only 4 bytes), some of the offset numbers are left unused.

32.4.4.3 CPS Rx Queue Descriptors

Each CPS RxQD, as shown in [Figure 32-16](#), points to an CPS RxBD table.




Figure 32-16. CPS Rx Queue Descriptor

[Table 32-7](#) describes the CPS RxQD fields.

Table 32-7. CPS RxQD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0–11	—	Reserved, should be cleared during initialization.
	12	RBM	Receive buffer mask. 0 Disable receive buffer interrupt. 1 Enable receive buffer interrupt.
	13	—	Reserved, should be cleared during initialization.
	14-15	SubType	SubType. Sublayer type, should be 00 (CPS) for this descriptor. 00 CPS sublayer. 01 CPS switched. 10 SSSAR. 11 Reserved.
0x02	—	RxBD Table Offset	Holds the offset to the next BD to be opened by the receiver. Should be cleared during initialization.
0x04	—	RxBD Table Base	Holds the pointer to the first BD in the BD table.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.4 CPS Receive Buffer Descriptor (RxBD)

The CPS RxBD structure consists of a BD table that points to data buffers. The RxBDs contain, apart from the buffer pointer, the packet header, as shown in [Figure 32-17](#). The buffers contain the packet payload.




Figure 32-17. CPS Receive Buffer Descriptor

[Table 32-8](#) describes the CPS RxBD fields.

Table 32-8. CPS RxBD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0	E	Buffer empty bit 0 The CPS RX buffer is full or data reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP does not use this BD while E remains zero. 1 The CPS RX buffer is empty or reception is in progress. This is controlled by the CP. Once E is set, the core should not access any fields of this buffer.
	1	CM	Continuous mode 0 Normal operation 1 The CP does not clear E after this BD is closed, allowing the associated buffer to be reused automatically when the CP next accesses this BD. However, the E bit is cleared if an error occurs while receiving, regardless of the CM bit setting.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table. 1 This is the last BD in the RxBD table of this current channel. After this buffer has been used, the CP receives incoming data for this channel into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 The CP will not issue an interrupt after this buffer is serviced. 1 The CP will issue an interrupt after this buffer is serviced if the RBM bit in the RxQD is set.
	4-6	—	Reserved, should be cleared during initialization.
	7	UP	Uncompleted packet 0 No error occurred in this packet 1 A receive error occurred that caused this packet to be uncompleted. The receive error type is reported to the interrupt queue.
	8-15	CPS Packet Header	Contains the beginning of the packet header. See Figure 32-10 for the CPS packet header format.
0x02	—	CPS Packet Header	Contains the rest of the packet header. The CP checks the packet HEC and if appropriate, indicates a packet HEC error in an interrupt queue entry with CID = 0. See Figure 32-10 for the CPS packet header format.
0x04	—	RXDBPTR	Rx data buffer pointer. Points to the address of the associated buffer. There are no byte-alignment requirements for the buffer, and it may reside in either internal or external memory. This value is not modified by the CP.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.5 CPS Switch Rx Queue Descriptor

The switch RxQD, shown in [Figure 32-18](#), is used for CIDs that are being switched from one $PHY_1 | VP_1 | VC_1 | CID_1$ to another $PHY_2 | VP_2 | VC_2 | CID_2$. The RxQD contains the pointer to the TxQD that controls the TxBD table through which the packet is transferred.

The switch RxQD also contains the translation CID that is saved with the packet in the transmit buffer. A PPD mode enables the discarding of the rest of an SSSAR frame when a buffer is not available.

Note that the CPS switch RxQD must be unique for every Rx switched CID.




Figure 32-18. CPS Switch Rx Queue Descriptor

Table 32-9 describes the CPS switch RxQD fields.

Table 32-9. CPS Switch RxQD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0-7	TX CID	Translation CID. The received CID is saved in a TX Queue with this new CID number.
	8-11	—	Reserved, should be cleared during initialization.
	12	RBM	Receive buffer mask 0 Disable receive buffer interrupt 1 Enable receive buffer interrupt
	13	PPD	Partial packet discard 0 Normal mode 1 When a buffer-not-ready event causes a packet to be discarded, the remainder of the SSSAR SDU is also discarded. This allows for better performance for switched channels that implement SSSAR.
	14-15	SubType	Sublayer type. Should be 01 (CPS switched) for this descriptor. 00 CPS sublayer 01 CPS switched 10 SSSAR 11 Reserved
0x02	—	TxQD Pointer	Points to the TxQD into which the packets of this CID are stored and later sent.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.6 SWITCH Receive/Transmit Buffer Descriptor (RxBD)

The switch buffer structure consists of a BD table that points to data buffers. The RxBDs contain, apart from the buffer pointer, the packet header, as shown in Figure 32-19. The buffers contain the packet payload. This BD is common to the receiver and the transmitter.




Figure 32-19. Switch Receive/Transmit Buffer Descriptor

Table 3-11 describes the Switch RxBD fields.

Table 32-10. Switch RxBD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0	E/R	Buffer Ready Must be set to zero.
	1	0	Not valid for switching mode, should be cleared to 0 upon initialization.
	2	W	Wrap (final BD in table) 0 This is not the last BD in the RxBD table. 1 This is the last BD in the RxBD table of this current channel. After this buffer has been used, the CP receives incoming data for this channel into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt. 0 The CP will not issue an interrupt after this buffer is serviced. 1 The CP will issue an interrupt after this buffer is serviced if the RBM bit in the RxQD is set.
	4–6	—	Reserved, should be cleared during initialization.
	7	UP	Uncompleted packet. 0 No error occurred in this packet and the complete packet has been received. 1 if R/E=1 a receive error occurred that caused this packet to be uncompleted. The receive error type is reported to the interrupt queue. The transmitter will skip this BD when in this state and continue to the next BD in the ring. If R/E=0 a receiver has received the first part of a packet and is waiting for the rest of it to be received on the next ATM cell.
	8–15	CPS Packet Header	Contains the beginning of the packet header. See Figure 32-10 for the CPS packet header format. (see remark in next row)
0x02	—	CPS Packet Header (Receiver CC)	Contains the rest of the packet header. The CP checks the packet HEC and if appropriate, indicates a packet HEC error in an interrupt queue entry with CID = 0. See Figure 32-10 for the CPS packet header format. In case of a “stuck” receiver in switch mode, where the BD ring in common to Tx and Rx, this field indicates the last Receiver Channel Code number which has been received. The terminology for “stuck” implies a receiver which started receiving a packet and the rest of the packet hasn’t been received. When the receiver is in a “stuck” state the entry: CPS Packet Header is not valid. If the Time-out mechanism is being used this field is being used internally by the CPM.
0x04	—	RXBDPTR	Rx data buffer pointer. Points to the address of the associated buffer. There are no byte-alignment requirements for the buffer, and it may reside in either internal or external memory. This value is not modified by the CP.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.7 SSSAR Rx Queue Descriptor

The SSSAR RxQD, as shown in [Figure 32-20](#), points to the RxBD table and contains other parameters specific to the SSSAR sublayer. This descriptor can belong to only one PHY | VP | VC | CID.

Offset + 0x00	0	10	11	12	13	14	15
Offset + 0x00	—			RasT	RBM	RFM	SubType
Offset + 0x02	RxBD Table Offset						
Offset + 0x04	RxBD Table Base						
Offset + 0x06							
Offset + 0x08	—						
Offset + 0x0A							
Offset + 0x0c	Time Stamp						
Offset + 0x0e							
Offset + 0x10	—						
Offset + 0x12	—						
Offset + 0x14	MRBLR						
Offset + 0x16	Max_SSSAR_SDU_Length						
Offset + 0x18	—						
Offset + 0x1A							
Offset + 0x1C							
Offset + 0x1E							

Figure 32-20. SSSAR Rx Queue Descriptor

Table 32-11 describes the SSSAR RxQD fields.

Table 32-11. SSSAR RxQD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0–10	—	Reserved, should be cleared during initialization.
	11	RasT	Ras Timer enable. 0 Ras Timer disabled (Time Stamp field is still valid) 1 Ras Timer enabled. The Ras Timer duration is set by the Ras Timer Duration parameter in the parameter RAM. If the current SSSAR SDU is not completed before the RasTimer expires, the BD is closed showing the Ras_Timer expired (TE) (SSSAR RxBD[RxError] = 01) and the next packet starts a new SDU.
	12	RBM	Receive buffer mask. 0 Disable receive buffer interrupt 1 Enable receive buffer interrupt
	13	RFM	Receive frame mask. 0 Disable receive frame interrupt 1 Enable receive frame interrupt
	14-15	SubType	Sublayer type. Should be 10 (SSSAR) for this descriptor. 00 CPS sublayer 01 CPS switched 10 SSSAR 11 Reserved

Table 32-11. SSSAR RxQD Field Descriptions (continued)

Offset	Bits	Name ¹	Description
0x02	—	RxBD Table Offset	Points to the next BD to be handled by the CP. The user should initialize this pointer to zero.
0x04	—	RxBD Table Base	Points to the beginning of the BD table.
0x08	—	—	Reserved, should be cleared during initialization.
0x0A	—	—	Reserved, should be cleared during initialization.
0x0C	—	Time Stamp	Used for reassembly timeout of the SSSAR SDU. Whenever the first packet of an SSSAR SDU arrives the timestamp timer is sampled and stored here (regardless of the RasT bit).
0x10	—	—	Reserved, should be cleared during initialization.
0x12	—	—	Reserved, should be cleared during initialization.
0x14	—	MRBLR	Maximum receive buffer length. Holds the maximum receive buffer length. The actual buffer size can be less.
0x16	—	Max_SSSAR_SDU_Length	Holds the maximum SSSAR SDU length. Upon each new packet the accumulated frame size is compared with this value. If the limit is exceeded, the CP discards the rest of the packets of the current frame.
0x18–0x1E	—	—	Reserved, should be cleared during initialization.

¹ **Boldfaced** entries must be initialized by the user.

32.4.4.8 SSSAR Receive Buffer Descriptor

The SSSAR SDU is stored in a BD-buffer structure similar to the structures used for AAL5 frames. The buffer size is determined by SSSAR RxQD[MRBLR]; the actual buffer space used may be smaller. If the received SSSAR SDU is greater than MRBLR, the SDU spans over multiple buffers.

The SSSAR RxBD is shown in [Figure 32-21](#).




Figure 32-21. SSSAR Receive Buffer Descriptor

[Table 32-12](#) describes the SSSAR RxBD fields.

Table 32-12. SSSAR RxBD Field Descriptions

Offset	Bits	Name ¹	Description
0x00	0	E	Empty 0 The buffer associated with this RxBD is full or data reception was aborted due to an error. The core can read or write any fields of this RxBD. The CP does not use this BD again while E remains zero. 1 The buffer associated with this RxBD is empty or reception is in progress. This RxBD and its receive buffer are controlled by the CP. Once E is set, the core should not write any fields of this RxBD.
	1	CM	Continuous mode 0 Normal operation 1 The CP does not clear E after this BD is closed, allowing the associated buffer to be reused automatically when the CP next accesses this BD. However, the E bit is cleared if an error occurs while receiving, regardless of the CM bit setting.
	2	W	Wrap (final BD in the table) 0 This is not the last BD in the RxBD table of the current channel. 1 This is the last BD in the RxBD table of this current channel. After this buffer has been used, the CP receives incoming data for this channel into the first BD in the table. The number of RxBDs in this table is programmable and is determined only by the W bit. The current table cannot exceed 64 Kbytes.
	3	I	Interrupt 0 No interrupt is generated after this buffer has been serviced. 1 An Rx buffer event is sent (provided that RxQD[RBM] is set) to the interrupt queue after this buffer is serviced. The GHIN/GLIN bit in the event register is set when the INT_CNT counter reaches terminal count.
	4	L	Last. Set by the CP. 0 This is not the last buffer of the SSSAR SDU. 1 This is the last buffer of the SSSAR SDU.
	5-6	RxError	Rx error occurred 00 No Rx error occurred 01 TE—Ras_Timer expired. The Ras Timer expired before this buffer could be completed. The SSSAR SDU stored in this buffer is not completed. ² 10 US—Uncompleted SDU. A receive error caused a packet belonging to this SSSAR SDU to be lost. The receiver discarded the rest of this SSSAR SDU. 11 OS—Oversized. The size of the SSSAR SDU has exceeded the Max_SSSAR_SDU_Size parameter. The rest of the SDU was discarded.
	7-10	—	Reserved, should be cleared during initialization.
	11-15	UUI	Contains the UUI of the last packet in the received SDU. Valid only where the L bit is set.
0x02	—	Data Length	Contains the length of the buffer associated with this BD. If this is the last buffer (L=1) of the SSSAR SDU, this field contains the total frame length.
0x04	—	RXDBPTR	Rx data buffer pointer. Points to the address of the associated buffer. There are no byte-alignment requirements for the buffer, and it may reside in either internal or external memory. This value is not modified by the CP.

¹ **Boldfaced** entries must be initialized by the user.

- ² When RAS timer expires the RxBD is closed with RAS timer expired indication, the Last (L) bit is not set, and RXF interrupt is not issued. A new RxBD is opened for the next incoming AAL2 packet and the frame is processed as normal and is treated as a new frame. When the next SSSAR end-of-frame indication is received, the RxBD at that time is closed with an L indication, and if RxQD[RFM] = 1, the receiver issues an RXF interrupt.

32.5 AAL2 Parameter RAM

When configured for ATM mode, the FCC parameter RAM is mapped as shown in [Table 32-13](#). The table includes both the fields for general ATM operation and also the fields specific to AAL2 operation.

Note that some of the values must be initialized by the user, but values updated by the CP should not be modified by the user.

Table 32-13. AAL2 Parameter RAM

Offset	Name	Width	Description
0x00–0x3F	—	—	Reserved. Should be cleared during initialization.
0x40	RCELL_TMP_BASE	Hword	Rx cell temporary base address. Points to a total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64 byte aligned. User-defined. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000.)
0x42	TCELL_TMP_BASE	Hword	Tx cell temporary base address. Points to total of 64 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000.)
0x44	UDC_TMP_BASE	Hword	UDC mode only. Points to a total of 32 bytes reserved dual-port RAM area used by the CP. Should be 64-byte aligned. User-defined. (Recommended address space: 0x3000–0x4000 or 0xB000–0xC000.)
0x46	INT_RCT_BASE	Hword	Internal receive connection table base. User-defined.
0x48	INT_TCT_BASE	Hword	Internal transmit connection table base. User-defined.
0x4A	INT_TCTE_BASE	Hword	Internal transmit connection table extension base. User-defined.
0x4C	RAS_Timer_Duration	Word	Contains the RAS_Timer duration in microseconds for the SSSAR sublayer. User-defined.
0x50	EXT_RCT_BASE	Word	External receive connection table base. User-defined.
0x54	EXT_TCT_BASE	Word	External transmit connection table base. User-defined.
0x58	EXT_TCTE_BASE	Word	External transmit connection table extension base. User-defined.
0x5C	UEAD_OFFSET	Hword	User-defined cells mode only. The offset of the UEAD entry in the UDC extra header. Should be an even address. If RCT[BO]=01 UEAD_OFFSET should be in little-endian format. For example if UEAD entry is the first half word of the extra header in external memory, UEAD_OFFSET should be set to 2 (second half word entry in internal RAM).
0x5E	RxQD_Base_Int	Hword	Points to the base address of the internal RxQD table. The pointer should be 32-byte aligned. User-defined.
0x60	PMT_BASE	Hword	Performance monitoring table base. User-defined.

Table 32-13. AAL2 Parameter RAM (continued)

Offset	Name	Width	Description
0x62	APCP_BASE	Hword	APC parameters table base address. User-defined.
0x64	FBT_BASE	Hword	Free buffer pool parameters table base. User-defined.
0x66	INTT_BASE	Hword	Interrupt queue parameters table base. User-defined.
0x68	—	—	Reserved. Should be cleared during initialization.
0x6A	UNI_STATT_BASE	Hword	UNI statistics table base. User-defined.
0x6C	BD_BASE_EXT	Word	BD table base address extension. BD_BASE_EXT[0-7] hold the 8 most significant bits of the RX/TxBD table base address. BD_BASE_EXT[8-31] should be zero. User-defined.
0x70	VPT_BASE / EXT_CAM_BASE	Word	Base address of the address compression VP table/external CAM. User-defined.
0x74	VCT_BASE	Word	Base address of the address compression VC table. User-defined.
0x78	VPT1_BASE / EXT_CAM1_BASE	Word	Base address of the address compression VP1 table/EXT CAM1. User-defined.
0x7C	VCT1_BASE	Word	Base address of the address compression VC1 table. User-defined.
0x80	VP_MASK	Hword	VP mask for address compression lookup. User-defined.
0x82	VCI_Filtering	Hword	VCI filtering enable bits. When cells with VCI = 3, 4, 6, 7-15 are received and the associated VCI_Filtering bit = 1 the cell is sent to the raw cell queue. VCI=3 is associated with VCI_Filtering[3], VCI=15 is associated with VCI_Filtering[15]. VCI_Filtering[0–2, 5] should be zero. See Section 30.10.1.2, “VCI Filtering (VCIF)” .
0x84	GMODE	Hword	Global mode. User-defined. See Section 30.10.1.3, “Global Mode Entry (GMODE)” .
0x86	COMM_INFO	Hword	The information field associated with the last host command. User-defined. See Section 30.14, “ATM Transmit Command.”
0x88		Hword	
0x8A		Hword	
0x8C	—	Word	Reserved. Should be cleared during initialization.
0x90	CRC32_PRES	Word	Preset for CRC32. Initialize to 0xFFFFFFFF.
0x94	CRC32_MASK	Word	Constant mask for CRC32. Initialize to 0xDEBB20E3.
0x98	AAL1_SNPT_BASE	Hword	AAL1 SN protection look up table base address. (AAL1 only.) The 32-byte table resides in dual-port RAM and must be initialized by the user (See Section 30.10.6, “AAL1 Sequence Number (SN) Protection Table”).
0x9A	—	Hword	Reserved. Should be cleared during initialization.
0x9C	SRTS_BASE	Word	External SRTS logic base address. (AAL1 only.) Should be 16-byte aligned.
0xA0	IDLE/UNASSIGN_BASE	Hword	Idle/unassign cell base address. Points to dual-port RAM area contains idle/unassign cell template (little-endian format). Should be 64-byte aligned. User-defined. The ATM header should be 0x0000_0000 or 0x0100_0000 (CLP=1).
0xA2	IDLE/UNASSIGN_SIZE	Hword	Idle/Unassign cell size. 52 in regular mode. 53–64 in UDC mode.

Table 32-13. AAL2 Parameter RAM (continued)

Offset	Name	Width	Description
0xA4	EPAYLOAD	Word	Reserved payload. Initialize to 0x6A6A6A6A.
0xA8	Trm	Word	(ABR only) The upper bound on the time between F-RM cells for an active source. TM 4.0 defines the Trm period as 100 msec. The Trm value is defined by the system clock and the time stamp timer prescaler (See RTSCR). For time stamp prescaler of 1 μ s, Trm should be set to 100 ms/1 μ s = 100,000.
0xAC	Nrm	Hword	(ABR only) Controls the maximum cells the source may send for each F-RM cell. Set to 32 cells.
0xAE	Mrm	Hword	(ABR only) Controls the bandwidth between F-RM, B-RM and user data cell. Set to 2 cells.
0xB0	TCR	Hword	(ABR only) Tag cell rate. The minimum cell rate allowed for all ABR channels. An ABR channel whose ACR is less than TCR sends only out-of-rate F-RM cells at TCR. Should be set to 10 cells/sec as defined in the TM 4.0. Uses the ATMF TM 4.0 floating-point format. Note that the APC minimum cell rate should be at least TCR.
0xB2	ABR_RX_TCTE	Hword	(ABR only) Points to total of 16 bytes reserved dual-port RAM area used by the CP. Should be 16-byte aligned. User-defined.
0xB4	RxQD_Base_Ext	Word	Points to the base address of the external RxQD table. The actual address of the first RxQD in the table is RxQD_Base_Ext + 512*4. User-defined.
0xB8	RX_UDC_Base	Word	Valid only for AAL2 VCs. Points to the base of the RX UDC header table that contains the UDC headers of the AAL2 VCs. The pointer to a VC UDC header is: RX_UDC_Base + 16*CH# (where CH# is the ATM channel number)
0xBC	TX_UDC_Base	Word	Valid only for AAL2 VCs. Points to the base of the TX UDC header table that contains the UDC headers of the AAL2 VCs. The pointer to a VC UDC header is: TX_UDC_Base + 16*CH# (where CH# is the ATM channel number)
0xC0– 0xDF	—	—	Reserved. Should be cleared during initialization.
0xE0	TCELL_TMP_BASE_EXT	Word	Transmit Cell Temporary base address. Points to a total of 64*last_AAL2_Ch# octets reserved in external memory for partially filled cells. Note: TCELL_TMP_BASE_EXT must be on the same bus as the all the AAL2 data buffers required for CPS, SSSAR and CID switching.
0xE4– 0xFB	—	—	Reserved. Should be cleared during initialization.
0xFC	PAD_TMP_BASE	Hword	PAD template base address. Points to an internal memory area that contains the zero cell template. Should be 64-byte aligned. User-defined.
0xFE	—	—	Reserved. Should be cleared during initialization.

32.6 User-Defined Cells in AAL2

The user-defined cell (UDC) mode for ATM as described in [Section 30.7, “User-Defined Cells \(UDC\),”](#) also applies to AAL2 operation. However, for AAL2 operation only, the UDC headers reside in a table in external memory, not in the BDs.

For transmit channels in AAL2 UDC mode, initialize its UDC header entry in the TX UDC header table before activating the channel. The header can be up to 12 bytes. The TX_UDC_Base parameter in the parameter RAM (see [Table 32-13](#)), points to the beginning of the TX UDC header table.

The UDC header of a specific AAL2 transmit VC is located at the following address:

$$\text{TX_UDC_Base} + \text{CH\#} * 16 \text{ (where CH\# is the ATM channel number)}$$

For receive channels in AAL2 UDC mode, the receiver copies the UDC header from the first cell received by the VC to the RX_UDC header table. The UDC headers of subsequent cells of that VC are discarded; UDC extended address mode (UEAD) is not affected.

The UDC header of a specific AAL2 receive VC is located at the following address:

$$\text{RX_UDC_Base} + \text{CH\#} * 16 \text{ (where CH\# is the ATM channel number)}$$

The structure of a UDC header table (receive or transmit) is shown in [Figure 32-22](#).




Figure 32-22. UDC Header Table

32.7 AAL2 Exceptions

For each VC, four circular interrupt queues are available. By programming RCT[INTQ] and TCT[INTQ] for each VC, the user assigns an interrupt queue number.

When one of the CIDs generates an interrupt request, the CP writes a new entry to the interrupt queue containing the ATM channel number, the CID and a description of the exception. Because CID = 0 is a unique CID number, it is used to specify that the event is related to the VC rather than the CID. As with all ATM exceptions, the valid (V) bit is then set and INTQ_PTR is incremented. When INTQ_PTR reaches a location with the W bit set, it wraps to the first entry in the queue. More details can be found in [Section 30.11, “ATM Exceptions.”](#)

An interrupt entry for a CID is shown in [Figure 32-23](#).




Figure 32-23. AAL2 Interrupt Queue Entry CID ≠ 0

Table 32-14 describes the interrupt queue entry fields for a CID.

Table 32-14. AAL2 Interrupt Queue Entry CID ≠ 0 Field Descriptions

Offset	Bits	Name	Description
0x00	0	V	Valid interrupt entry 0 This interrupt queue entry is free and can be used by the CP. 1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.
	1	—	—
	2	W	Wrap bit. When set, this is the last interrupt entry in the circular table. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3–10	CID	CID number. The exception occurred for this CID.
	11	TBNR	Tx buffer not ready interrupt. This interrupt is issued when the CP tries to open a TxBD, which is not ready (R = 0). This interrupt is sent only if TxQD[BNM] = 1. The interrupt has an associated channel code and CID. Note: The CID number that is placed in the interrupt queue is the one currently located in the last BD. Because the CID is not updated when the BD is not ready, the CID value is the one extracted from this BD when it was last processed and transmitted. If the BD is never processed and the BD was cleared, the CID value could be zero.
	12	RXB ¹	Rx buffer interrupt. This interrupt is issued when the I bit is set for an RxBD and the RxQD[RBM] bit is set. This interrupt has an associated channel code and CID.
	13	BSY	Busy condition. The RxBD table associated with this channel's CID is busy. Packets were discarded due to this condition.
	14	TXB	Transmit buffer interrupt. This interrupt is issued when the TxBD[I] bit is set. This interrupt is sent only if TxQD[TBM] is set. This interrupt has an associated channel code and CID.
0x02	15	RXF ¹	Receive SSSAR SDU (frame). An SSSAR frame belonging to this channel's CID has been received. This interrupt is sent only if RxQD[RFM]=1.
	—	CC	Channel code specifies the ATM channel number associated with this interrupt.

¹ These interrupt queue fields are defined differently for other AAL types. Refer to Table 30-42 for more information.

An interrupt entry for the VC is shown in Figure 32-24.




Figure 32-24. AAL2 Interrupt Queue Entry CID = 0

Table 32-15 describes the interrupt queue entry fields for the VC. All the receive error events are enabled by setting RCT[EM].

Table 32-15. AAL2 Interrupt Queue Entry CID = 0 Field Descriptions

Offset	Bits	Name	Description
0x00	0	V	Valid interrupt entry 0 This interrupt queue entry is free and can be used by the CP. 1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.
	1	—	—
	2	W	Wrap bit. When set, this is the last interrupt circular table entry. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3–10	CID	CID number. Equals zero. This exception applies to the whole cell.
	11	—	Reserved
	12-15	Error_Code	A receive error was detected. 0000 Parity error of the OSF. 0001 The STF sequence number is incorrect. 0010 The number of octets expected to overlap into this cell does not match the OSF. 0011 OSF is greater than 47. 0100 A packet HEC error was detected. 0101 The length of the CPS packet exceeds the Max_SDU_Length. 0111 A packet HEC error was detected in a split header packet.
0x02	—	CC	Channel code specifies the ATM channel number associated with this interrupt.

Chapter 33

Inverse Multiplexing for ATM (IMA)

NOTE

The functionality described in this chapter is available only on the MPC8264 and the MPC8266.

Refer to www.freescale.com for the latest RAM microcode packages that support enhancements.

This chapter provides specifications for the inverse multiplexing for ATM (IMA) microcode. In this chapter, 'IMA microcode' and 'microcode' are synonymous.

33.1 Features

The IMA ATM Forum Specification defines the functions shown in [Table 33-1](#).

Table 33-1. IMA Sublayer in Layer Reference Model

Layer	Sublayer	User Plane Functions	Layer Management Functions	Plane Management Functions
ATM	—	—	—	—
Physical	IMA Specific Transmission Convergence	<ul style="list-style-type: none"> • ATM cell stream splitting and reconstruction • ICP Cell Insertion & Removal • Cell Rate decoupling • IMA frame synch • Stuffing • Discarding bad-HEC cells 	<ul style="list-style-type: none"> • IMA connectivity • ICP cell errors (OIF) • LIF/LODS/RDI-IMA defect processing • RDI-IMA alarm generation • Tx/Rx IMA link state report 	<ul style="list-style-type: none"> • IMA group configuration • Link addition/removal • ATM cell rate change • IMA group failure notification • IMA statistics
	Interface Specific Transmission Convergence	<ul style="list-style-type: none"> • No cell discarding • No cell rate decoupling 	—	—
		<ul style="list-style-type: none"> • Cell delineation • Cell scrambling & descrambling • Header error correction • HEC generation & verification 	<ul style="list-style-type: none"> • HEC error indication • LCD-RDI alarm Generation 	<ul style="list-style-type: none"> • LCD failure notification • TC statistics
Physical Medium Dependent	<ul style="list-style-type: none"> • Bit timing • Line coding • Physical Medium 	<ul style="list-style-type: none"> • Local alarm processing • RDI alarm generation 	<ul style="list-style-type: none"> • Link failure notification • PMD state 	

The PowerQUICC II's IMA microcode alone does not implement all of these functions. Software running on the PowerQUICC II is responsible for managing the start-up procedure, handling changes in group control, status, and maintaining the Link State Machine and Group State Machine. In general, the PowerQUICC II IMA microcode implements most of the IMA sublayer user plane functions and provides interrupts/statistics for the layer and plane management functions.

The key features of the IMA microcode are:

- Supports any FCC with multi-PHY UTOPIA capability
- Supports both IMA links and non-IMA links on the same FCC (on a per-PHY basis)
- Supports up to 8 IMA groups with one FCC
- Supports up to 8 links per IMA group using an internal TC layer hardware
- Supports up to 31 links per IMA group using an external TC layer device. Note that a maximum of 31 total links can be supported either on FCC1 or FCC2 but not concurrently on both FCCs)
- Performs the following IMA User Plane functions
 - ATM cell stream splitting and reconstruction
 - ICP cell insertion/removal--communication of control and framing information
 - Cell rate decoupling--insertion of 'filler' cells when ATM layer cells are unavailable
 - IMA frame synchronization--finding IMA frame boundaries within links
 - Stuffing--insertion of 'stuff' cells into fast links, in order to maintain an average data rate between links of a group

- Discards cells with bad HECs (available on .25 μ m (HiP4) rev B silicon and forward)
- Delay synchronization--correlating IMA frames among links of a group
- Maximum differential delay supported is user-programmable
- Optionally recovers IMA data clock rate (IDCR)
- Provides interrupts on errors/state changes
- Maintains low-level statistic counters
 - Transmit stuff events
 - Receive stuff events
 - Receive ICP violations
 - Receive Out-of-IMA Frame anomalies

33.1.1 References

The features provided by the IMA microcode are driven by The ATM Forum's IMA specification. The implementation of the IMA microcode is driven by the features, architecture, and resources available on the PowerQUICC II. In addition to published PowerQUICC II device errata, users should be familiar with the following (available at www.atmforum.com):

- The ATM Forum Technical Committee. Inverse Multiplexing for ATM (IMA) Specification Version 1.1 - AF-PHY-0086.001
- The ATM Forum Technical Committee. Inverse Multiplexing for ATM (IMA) Specification Version 1.0 - AF-PHY-0086.000

33.1.2 IMA Versions Supported

The IMA microcode supports IMA version 1.0 and version 1.1, with only minor configuration changes. These include the following:

- Programming the IMA version encoding in the OAM labels of the transmit ICP and Filler cell templates.
- Programming the validated OAM label field in the IMA group receive parameters.

33.1.3 PowerQUICC II Versions Supported

IMA support in ROM is available on the MPC8264 and the MPC8266. On these derivatives of the PowerQUICC II family, integrated DS1/E1 transmission convergence (TC) layer hardware facilitates HEC checking of received cells. (Refer to [Chapter 34, "ATM Transmission Convergence Layer."](#)) So in these PowerQUICC II devices, IMA support is available for either the integrated DS1/E1 TC layer or external UTOPIA PHY devices connected via UTOPIA Level 2 multi-PHY.

33.1.4 PHY-Layer Devices Supported

The IMA microcode is primarily targeted at ATM's primary application (i.e. IMA over multiple DS1/E1). However, the IMA microcode supports any UTOPIA PHY device which (1) has a constant data rate and

(2) can be programmed not to screen out HEC-errorred cells. Most PHYs have this mode available for IMA also.

33.1.5 ATM Features Not Supported

The following ATM features are not available for IMA links only, but are available for non-IMA links:

- User-defined cells (UDC) (i.e. cells that are not 53 bytes and/or with customized headers)
- Internal rate mode for APC scheduling

33.1.6 Additional Impact on PowerQUICC II Features

If the IDCR recovery feature is used, the following are true:

- One of the IDMA channels are unavailable, and its resources are dedicated instead to the IDCR master clock function. This can be any IDMA channel (1, 2, 3, or 4).
- PowerQUICC II features sharing the IDMA channel's parameter RAM page are unavailable.

For more detailed information, refer to [Section 33.4.8.2, "IDCR FCC Parameter Shadow."](#)

33.2 IMA Protocol Overview

This section describes the IMA protocol, not the PowerQUICC II's IMA microcode.

33.2.1 Introduction

Inverse Multiplexing over ATM (IMA) provides a cost effective solution to carry high speed connections, for example, T3/E3 and OC-3c/STM-1 links, over already installed low speed connections, for example, T1/E1 links, in a flexible way by dynamically adding/removing links as required, depending on the bandwidth required.

IMA is defined as transmitting a stream of data over multiple low speed links and recombining the stream in the correct order at the end. IMA involves inverse multiplexing and de-multiplexing of ATM cells in a cyclical fashion among links grouped to form a higher bandwidth logical link whose rate is approximately the sum of the link rates. This is referred to as an IMA group. [Figure 33-1](#) provides a simple illustration of ATM Inverse Multiplexing technique in one direction. This technique applies in the opposite direction.




Figure 33-1. Basic Concept of IMA

In the transmit direction (near-end), the ATM cell stream received from the ATM layer is distributed on a cell by cell basis, across the multiple links within the IMA group. At the far-end, the receiving IMA unit recombines the cells from each link, on a cell by cell basis, recreating the original ATM cell stream. The aggregate cell stream is then passed to the ATM layer. The IMA protocol enables the demultiplexing/deconstruction (transmit) of an ATM cell stream into multiple links. When receiving, the IMA protocol multiplexes/reconstructs incoming cells from multiple links into the original ATM cell stream. The IMA protocol must compensate for differences in clock rate and delay over the multiple links.

33.2.2 IMA Frame Overview

The IMA interface periodically transmits special cells that contain information that permit reconstruction of the ATM cell stream at the receiving end of the IMA virtual link. The receiver end reconstructs the ATM cell stream after accounting for the link differential delays, smoothing CDV introduced by the control cells, etc. These cells, defined as IMA Control Protocol (ICP) cells, provide the definition of an IMA frame. The transmitter must align the transmission of IMA frames on all links (shown in [Figure 33-2](#)). This allows the receiver to adjust for differential link delays among the constituent physical links. Based on this required behavior, the receiver can detect the defensible delays by measuring the arrival times of the IMA frames on each link.




Figure 33-2. Illustration of IMA Frames


At the transmitting end, the cells are transmitted continuously. If there are no ATM layer cells to be sent between ICP cells within an IMA frame, then the IMA transmitter sends filler cells to maintain a continuous stream of cells at the physical layer. The insertion of Filler cells provides cell rate decoupling at the IMA sublayer. The Filler cells should be discarded by the IMA receiver.

A new OAM cell is defined for use by the IMA protocol. The cell has codes that define it as an ICP or Filler cell.

The data multiplexing performed by IMA is cell-based, where cells are distributed among the links in the IMA group in a round-robin cycle. In order to compensate for different clock rates, IMA must periodically insert ‘stuff’ cells into faster links in order to maintain a consistent average data rate over the links of the group. Furthermore, IMA must compensate for potential differences in delay between the links of the group. Per the IMA specification, the allowable delay differential for DS1/E1 links is 25ms, which at E1 rates is equivalent to approximately 118 cells. The IMA microcode allows the user to define the allowable delay differential via a delay compensation buffer of programmable length.

IMA accomplishes these goals by the periodic insertion of special OAM cells, which (among other things) define M-cell frame boundaries, provide frame sequence numbers, and provide stuffing information. This framing information is used by the receiver to correlate the received cell streams and extract cells in-order from the links of the IMA group, thereby reconstructing the original cell stream.

Figure 33-3. IMA Microcode Overview




33.2.3 Overview of IMA Cells


An IMA frame consists of M number of cells ($M = 32, 64, 128, \text{ or } 256$ cells). Each frame consists of ATM data cells and IMA control cells. Two types of IMA control cells are defined by and used by the IMA protocol; IMA Control Protocol (ICP) cells and filler cells.

33.2.3.1 IMA Control Cells

There is at least one control cell (IMA Control Protocol) in each frame. An additional ICP cell may be included in a frame to compensate for timing differences between the links in an IMA group (e.g., one link is slightly faster than the other). The insertion of additional ICP cells to compensate for timing differences between links is called a “stuff event”. The transmitter is responsible for inserting “stuff” ICP (SICP) cells and the receiver will monitor for stuff indication and discard SICP cells. The location of the ICP cell in an IMA frame is determined during the IMA start-up sequence.

Inverse Multiplexing for ATM (IMA)








Figure 33-4. IMA Frame and ICP Cell Formats

The IMA protocol must compensate for potential differences in delay between the different links of the IMA group. The allowable delay differential for DS1/E1 links is 25ms, which at E1 rates is equivalent to approximately 118 cells.

33.2.3.2 IMA Filler Cells

At the transmitting end, cells are transmitted continuously. If there are no ATM layer cells to be sent between ICP cells within an IMA frame, then the IMA transmitter sends filler cells to maintain a continuous stream of cells at the physical layer. The insertion of Filler cells provides cell rate decoupling at the IMA sublayer. The Filler cells should be discarded by the IMA receiver.

33.3 IMA Microcode Architecture

This chapter explains the architecture of the receive and transmit IMA microcode tasks.

33.3.1 IMA Function Partitioning

The IMA microcode performs only those functions with regular, critical real-time demands. The other functions of IMA (e.g. control and management) are the responsibility of host software. As such, the IMA microcode corresponds primarily to the user plane functions defined in the IMA specification, and software must provide the layer management and plane management functionality. The IMA microcode provides interrupts when interaction with layer management and plane management is required.

33.3.1.1 User Plane Functions Performed by Microcode

- ATM cell stream splitting and reconstruction
- ICP cell insertion/removal
- Cell rate decoupling (i.e. filler cell insertion/removal)
- IMA frame synchronization
- Stuffing
- Discards cells with bad HECs (available on .25µm (HiP4) rev B silicon and forward)

33.3.1.2 Plane Management Functions Performed by Microcode

As stated above, most plane management functions must be performed in software. However, certain statistics are intimately related to the lower-level user plane functions, and are thus best provided by the microcode. These include the following:

- ICP violations
- Transmit stuff events
- Receive stuff events

33.3.2 Transmit Architecture

This section discusses the behavior of the IMA microcode during transmission, focusing particularly on the independent transmit clock (ITC) mode of IMA. Differences in behavior when common transmit clock (CTC) mode is used are discussed at the end of this section.

Only one cell scheduler (known as the ATM pace controller or APC) is used per IMA group. This APC schedules transmission for the IMA group as a single aggregate channel. The APC hands these cells off to the IMA Tx microcode, which distributes these scheduled cells to each of the PHYs in the IMA group. To compensate for clocking differences (jitter and average speed differential), the IMA Tx process distributes ATM cells into N jitter buffers with a depth of 5 cells. The IMA PHYs take cells from these jitter buffers and transmit them.

The cell scheduling is triggered by requests from the timing reference link (i.e. assertion of TxClav from the TRL's PHY). Requests from non-TRL PHYs only interact with the jitter buffer, and perform the stuffing function as needed (when the jitter buffer becomes too shallow). Therefore, the microcode tasks performed in response to TRL PHY requests and non-TRL PHY requests are different.




Figure 33-5. IMA Transmit Task Interaction

33.3.2.1 TRL Operation

A request from the TRL PHY is used to trigger a complete round-robin process of cell scheduling and distribution, distributing one cell for each of the transmit queues of the N links in the IMA group. For each link, the microcode will:

1. Determine whether an ICP cell or a data/filler cell should be sent for the link:
 - If data/filler, determine whether link is in ‘active’ or ‘filler-only’ mode
 - If active, run the APC scheduling algorithm to find the next scheduled ATM channel
2. Distribute either:
 - An ICP cell
 - A filler cell (if ‘filler-only’ or ‘active’ with nothing scheduled in the APC)
 - A data cell (if a channel is scheduled in the APC, performing the appropriate segmentation task for the scheduled ATM channel, as determined by the channel’s AAL type)

The cells are distributed by writing the complete cells into circular transmit queues provided per link. These transmit queues function as ‘jitter buffers’, as they are used to decouple the transmit rate of the TRL PHY from the transmit rate of the non-TRL PHYs in the group to allow for clocking differences between the PHYs.

At startup, the non-TRL links will transmit filler cells until their transmit queues have reached a minimum depth. In order to maintain less than the specified maximum ± 2.5 cell transmit timing differential (for cells within an IMA frame), the TRL must exhibit the same behavior. Therefore, a 4-cell transmit buffer is also maintained for the timing reference link. The timing reference link will only begin to pass ATM layer cells to its PHY after it has 3 cells in its buffer. Prior to this, it will send filler cells. This behavior will only be experienced at group start-up.

The TRL task will also implement the standard amount of stuffing on the TRL link by maintaining a counter. When this task has scheduled (2048/M) ICP cells for the TRL, a TRL stuff event will be flagged and an indication of an upcoming stuff event will be signaled in the ICP LSI field. If a TRL stuff event is flagged when the TRL task triggers, then a stuff cell will be sent to the TRL's transmit queue, but no cells will be sent to the transmit queues of the non-TRL PHYs. This forces a standard amount of stuffing on the TRL, thereby reducing the effective data bit rate of the TRL to less than the minimum data clock rate allowed by the clock rate tolerance of the physical-layer standard. Therefore by definition, this effective data bit rate is achievable by the non-TRL links; the non-TRL links can either stuff less (if their data clock rate is slower than the TRL), or stuff more (if their data clock rate is faster than the TRL).

33.3.2.1.1 TRL Service Latency

NOTE

The functionality described in this section is available only with the latest RAM microcode package.

This optional feature allows the user to change the IMA APC behavior upon TRL request. When enabled the TRL request will pass a programmable number of cells to the Tx queue of the links in an IMA group. This can be used in order to suppress the TRL from consuming a large amount of bandwidth before another cell is transmitted. The TRL request normally places a cell in a queue for N links where the group contains N links; after this happens then a non-TRL link is free to pass a cell over the UTOPIA interface. The delay for the TRL can be long and in some cases the TC layer FIFO can underrun. This feature can be used to ensure that TRL and non-TRL requests are handled in the same manner - 1 cell in 1 cell out to the transmit queues. The non-TRL requests will also trigger APC iterations when this feature is enabled. When using this feature, the depth of the TRL transmit queue must equal the non-TRL queues.

33.3.2.2 Non-TRL Operation

A request from a non-TRL PHY does not trigger any scheduling task. The cells for non-TRL links will already be supplied (by the TRL task) in its associated transmit queue. The TRL will simply read a cell out of its transmit queue and update the queue pointers.

If the transmit queue becomes too shallow (because this link's request rate is faster than the TRL), the link will flag that a stuff event is imminent. The link will signal an upcoming stuff event in the LSI field of its next ICP cell and will then flag that a stuff event is due. Having flagged this stuff event, the link will continue sending cells from its queue as normal until it reaches its next ICP cell, upon which it indicates a stuff event in the ICP cell and transmits it, but does not update the transmit queue pointers. When the link next requests a cell, the previous ICP cell is repeated (since the queue pointers were not updated). This process causes the transmit queue to deepen to the intended level.

At group start-up, instead of accessing its transmit queue, the link will send filler cells. This is to allow the transmit queues to reach their target steady-state depth. After the group start-up flag is cleared, normal operation as described above will commence.

33.3.2.3 Transmit Queue Operation Examples (ITC mode)

The following diagrams demonstrate the different cases of queue operation, and consequently justify the queue depth of 5 cells.

- The extraction pointer points to the queue entry that is currently being supplied to the PHY. This cell must be entirely ready when the PHY requests it.
- The insertion pointer points to the queue entry which will be filled next by the TRL process.

In the figures, note that the pointers and filled queue locations are just shown with respect to the overall queue depth available with the extraction pointer always shown at the bottom of the queue. This is done only for the purpose of ease of illustration. In reality, the transmit queues are circular queues in which the insertion and extraction pointers are continually rotating through the queue.




Figure 33-6. Transmit Queue Normal Operating State




Figure 33-7. Transmit Queue Behavior: Link Clock Rate Same as TRL




Figure 33-8. Transmit Queue Behavior: Link Clock Rate Slower than TRL




Figure 33-9. Transmit Queue Behavior: Link Clock Rate Faster than TRL, Worst-Case Event Sequence

33.3.2.4 Differences in CTC Operation

Overall, CTC operation is similar to ITC operation in task partitioning and overall structure. Differences are as follows:

1. Transmit buffers are still maintained for the non-TRL links, but these buffers will not 'jitter', since the transmit clocks are all the same. However, queue depths may vary slightly because PHY requests, while synchronous, will not necessarily come in simultaneously (i.e. may have constant offsets) and will definitely not be serviced simultaneously.

2. The non-TRL tasks do not determine when to perform stuffing on the non-TRL links. When the TRL flags ‘imminent stuff’ on its own link, it will flag ‘imminent stuff’ on all of the non-TRL links as well. Thus, the non-TRL links will also stuff their links every 2048 cells.
3. The non-TRL queue depths are the same as the TRL’s queue (i.e. 4 cells).

33.3.3 Receive Architecture

The receive task consists of three parts. The first part is for cell reception from the link. The second part provides the trigger for activating the cell processing task, including timing recovery if desired. The third part performs the actual cell processing (i.e. passing cells to the ATM layer). The cell reception task services requests from the links (via the UTOPIA multi-PHY interface and the FCC), maintains the link state, and (if the link and group state dictates) writes the received cells into the link’s delay compensation buffer in external memory. The cell processing activation function coordinates passing cells from the cell reception task, on either an on-demand basis or at a rate determined by the reconstructed IDCR (IMA data cell rate). The cell processing task extracts cells from the delay compensation buffers and passes them to the ATM layer for processing.




Figure 33-10. IMA Receive Task Interaction

33.3.3.1 Cell Reception Task

In the cell reception task, received ICP cells in which an SCCI change is noted, except for the first ICP received cell, are passed to a user-defined receive AAL0 channel to be processed by software. These

received cells (and other event indications) are used by the software to initialize IMA links and groups, and to manage transitions between link and group states.

The cell reception task centers around a four-state link state machine. Microcode tasks are performed within each state, but transitions between states are managed by software. The processing of received cells (both ICP cells and data cells) is determined by the state of the link.

Cell Reception Task

- Each IMA Link follows a Four-State Machine
- Received ICP Cell (AAL0 specific channel) are processed by the driver to control the State Machine
- According to the Link's state, the Microcode executes different Tasks




Figure 33-11. IMA Microcode: Receive Process

The states are described as follows:

- **Group Unassigned**—This corresponds to a link which is known to be IMA, but for which no information is known (e.g. IMA group number, IMA frame size). In this state, the receive task only screens the incoming cells for ICP cells and discards all others. ICP cells in which an SCCI change is noted are passed to a user-defined receive channel, where software must interpret their content in order to initialize the link and add it to the group. The link transitions to the ‘Link IFSM Unsynchronized’ state when the link’s ‘Group Assigned’ flag is set by software.
- **Link IFSM Unsynchronized**—In this state, the link state machine has not yet found or validated the frame boundary for this link. This state is initially entered after software defines the link’s M value and expected ICP cell format, then sets the ‘Group Assigned’ flag. This state can be subsequently re-entered as the result of a link defect. In this state, the link searches for an ICP cell, then looks for ICP cells in the expected position of subsequent frames in order to validate frame synchronization. Cells other than ICP cells are discarded. When the IFSM becomes synchronized, an interrupt to the host is generated. The link transitions to the ‘Link Delay Unsynchronized’ state when the link’s group and link synchronization flags are set appropriately by software.
- **Link Delay Unsynchronized**—This state contains two separate operations, depending on the state of the group to which the link belongs. If the link enters this state as the result of group start-up, it performs the “new-group link delay synchronization algorithm”. If the link enters this state while the group is already activated (per the link addition/slow recovery (LASR) procedure of the IMA standard), it performs the “added-link delay synchronization algorithm”. As the result of either algorithm, an interrupt will be generated to the host when delay synchronization is achieved.
- **No Link Defect**—This is the state in which normal receive operation occurs after the link has been established and the link-state has been communicated appropriately to the far end. If the link is not inhibited at the group or link level, reception of ATM cells will occur. If the link or group is inhibited, non-ICP received cells will be replaced with filler cells. In the “no link defect” state, cells received (or their replacements) are written to the link’s delay compensation buffer. The link will transition out of this state only as the result of an error or if reset by host software.

33.3.3.2 Cell Processing Activation Function

The cell processing activation function operates in two modes. The first, simplest mode is for on-demand cell processing. The second mode is for cell processing as determined by the reconstructed IMA data cell rate, as determined from the recovered receive data clock of the timing reference link (TRL) of the IMA group.

33.3.3.2.1 On-Demand Cell Processing

In this mode, the cell processing activation function is null. The cell processing task is triggered directly by the cell reception task if a cell is written to a delay compensation buffer.

This mode is strictly demand-driven; there is no attempt to reconstruct an IMA Data Cell Rate (IDCR) from the IMA group at which to process incoming cells. Per the IMA specification, this is allowable under the following conditions:

- The IMA receiver is directly built into end equipment that directly terminates the ATM layer (i.e. terminates all ATM connections), and

- The system is only capable of carrying services that either do not require CDV control (e.g. some data services), or where the CDV is handled in some other way (e.g. absorbed in a play-out buffer at the ATM layer connection termination).

The PowerQUICC II may qualify as such a system, if the PowerQUICC II terminates all ATM connections that it receives. The buffer-descriptors and external memory serve as a play-out buffer.

Furthermore, a system which does not terminate cells, but instead passes cells port-to-port, can also use this mode of operation if either of the following conditions are met:

- All cell streams are switched at the VC level only, and the VC's traffic type is one supported by the PowerQUICC II's APC. In this case, the APC of the PowerQUICC II can be programmed to appropriately reshape the VC at the egress port, and therefore no cell delay variation (CDV) will be introduced.
- Some (or all) cell streams are switched at the VP level, but the switched VPs only carry traffic for which cell delay variation (CDV) within the bounds of an IMA round-robin distribution is tolerable. For example, if the IMA group consists of 8 DS1 links, then the maximum CDV introduced by this method would be 8 cell times, or approximately 2.2ms

If the system meets the above qualifications, then this mode of operation is recommended, as it is the simplest and will yield overall better system performance (i.e. this mode requires less CPM processing power).

33.3.3.2.2 IDCR-Regulated Cell Processing

In this mode, cell processing is triggered at the recovered IMA data cell rate (IDCR). During group startup, the microcode recovers the PHY clock rate of the TRL from the average period between requests from the TRL PHY. It does this by averaging the difference of timestamps taken from the IDCR master timer whenever the TRL's PHY is serviced. As part of the group activation process, software calculates the required IDCR request rate (scaling this rate by the number of links in the IMA group and by the 2048/2049 scale factor introduced by stuffing on the TRL), programs it in the IMA group's associated entry in the IDCR timer table, and enables the group's IDCR timer table entry. Whenever a link is added or removed from the group, software must update the IDCR timer table entry.

The IDCR timer table entries are maintained by the CPM according to the IDCR master timer. For each IDCR master timer tick, the IDCR timer table entries are updated. When an IDCR timer table entry times out, it triggers cell processing for one cell from the delay compensation buffers of its associated IMA group. The timer table entry is then reset according to its IDCR request rate.

For this function to operate reliably and regularly, an adequate amount of CPM processing bandwidth must be reserved for the microcode task that services the IDCR timers. If care is not taken with this aspect of system design, then the IDCR task might miss the cell processing of incoming cells, resulting in the eventual overflow of the delay compensation buffers. In order to ensure against this, it is recommended to either (1) program the IDCR to run as a high-priority CPM task, or (2) leave an adequate margin of CPM performance, on the order of 15%.

One additional benefit from IDCR-regulated cell processing is the microcode support for IMA group service timeouts. If an active IMA group experiences 3 IDCR tick timeouts without having a data cell

available in its delay compensation buffers, then the group is determined to have stalled and an error interrupt is provided to software.

33.3.3.3 Cell Processing Task

The cell processing task is triggered by the cell processing activation function. When the cell processing task is triggered, it will extract cells in-order from the delay compensation buffers. Cells extracted from the delay compensation buffers are processed per the standard PowerQUICC II ATM operation (i.e. mapped into ATM channels and processed per the appropriate AAL or OAM function).

If the on-demand cell processing activation function is used, then when the cell processing task is triggered, it will extract cells in-order from the delay compensation buffers until either (1) no more are available, or (2) four cells have been extracted. The purpose of limiting the cell processing task to a maximum of four cells is to limit the maximum latency of servicing requests from the external PHYs. Note that, on the average, the receive process will deliver one cell to the ATM layer per cell reception.

If the IDCR-regulated processing activation function is used, then one cell will be extracted from the delay compensation buffers of a particular IMA group per timeout of that group's IDCR timer.

33.4 IMA Programming Model

33.4.1 Data Structure Organization

Figure 33-12 shows the organization of IMA data structures.




Figure 33-12. IMA Root Table Data Structures

The IMA data structures are organized as follows:

- Parameters at the FCC level determine common ATM parameters and location of the IMA Root Table
- IMA Root Table includes parameters that are used by all IMA links of this FCC
- IMA Group Receive Table and IMA Group Transmit Table entries include parameters that define the receive and transmit states and settings of the associated IMA group
- IMA Link Receive Table and IMA Link Transmit Table entries include parameters that define the receive and transmit states and settings of the associated IMA link
- Optional IDCR Table that contains IDCR timers for the IMA groups

33.4.2 IMA FCC Programming

33.4.2.1 FCC Registers

33.4.2.1.1 FPSMRx

The FCC protocol-specific mode register (FPSMR) for ATM operation is described in [Section 30.13.2, “FCC Protocol-Specific Mode Register \(FPSMR\).”](#) Refer to that section for information pertaining to IMA.

33.4.2.1.2 FTIRRx

For any PHY programmed in IMA mode (i.e. corresponding bit in IMA PHY is set), the corresponding FTIRRx must be programmed to zero, for external rate mode. However, for PHYs 0-3, internal rate mode may be selected for non-IMA PHYs. Refer to [Section 30.13.4, “FCC Transmit Internal Rate Registers \(FTIRRx\) \(FCC1 and FCC2 Only\).”](#)

33.4.2.2 FCC Parameters

33.4.2.2.1 TCELL_TMP_BASE and RCELL_TMP_BASE

The TCELL_TMP_BASE and RCELL_TMP_BASE have the same definitions as for a standard FCC, in that they contain 64-byte aligned addresses of regions of DPRAM for temporary cell storage. However, the 4 bytes leading and 4 bytes following the region indicated by TCELL_TMP_BASE must also be reserved for use by the IMA microcode (thereby increasing its size to 60 bytes); and the 12 bytes following the region indicated by RCELL_TMP_BASE must also be reserved for use by the IMA microcode (thereby increasing its size to 64 bytes).

RCELL_TMP_BASE may be programmed to any 64-byte aligned address. TCELL_TMP_BASE must be programmed to a 64-byte aligned address terminating with 0x40 (i.e. 0xnn40).

33.4.2.2.2 GMODE

IMA functionality in ROM is enabled using the GMODE register. Refer to [Section 30.10.1.3, “Global Mode Entry \(GMODE\).”](#)

33.4.2.3 IMA-Specific FCC Parameters

The following parameter must be programmed in the FCC parameter RAM page in addition to the standard FCC parameters for ATM.

Table 33-2. FCC Parameter RAM Additions

Offset	Name	Width	Description
0xEE	IMAROOT	Hword	Offset of IMA root table in DPRAM. Must be 128-byte aligned.

NOTE

IMAROOT must be programmed to a 128-byte aligned address terminating with 0x80 (i.e. 0xnn80).

33.4.3 IMA Root Table**Table 33-3. IMA Root Table¹**

Offset	Name	Width	Description
0x04	IMAFILLERHD ²	4 Bytes	Filler cell template. Used by microcode in transmission of filler cells. The cell is formatted as byte-swapped, and additionally the header is bitswapped. [This is due to hardware implementation, and does not imply the order of the transmission of the cell. The transmission of the cell is per the ATM standard.] Content should be: 0xD0000000 (header) 0x6A6A0001 or 0x6A6A0003 (for IMA Version 1.0 or 1.1) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0x6A6A6A6A (padding) 0xC6026A6A or 0xD9026A6A (for IMA Version 1.0 or 1.1)
0x00– 0x2F	IMAFILLERPLD	48 Bytes	
0x30	FILLTAG	Byte	Tag indicating that the filler template is a filler cell. Program to zero.
0x31	TQ_SIZE	Byte	Transmit queue size. Recommended value is 0x18. Must be a multiple of 4. Refer to Section 33.4.6.1, “Transmit Queues for more details
0x32	TQ_TARGET	Byte	Transmit queue target level. Recommended value is 0x0C. Must be a multiple of 4.
0x33	TQ_THRESHOLD	Byte	Transmit queue stuff threshold. Recommended value is 0x0C. Must be a multiple of 4.
0x34	RESERVED	Hword	Reserved.
0x36	IMACNTL	Byte	IMA control parameter. Controls functions shared by all IMA groups for this FCC.
0x37	TMP_PCNT	Byte	Microcode managed parameter (pass count).
0x38	RXPHYEN	Word	Receive PHY enable. Bit array addressed by PHY address (e.g. bit 0 corresponds to PHY 0). Setting a bit enables reception for the corresponding PHY. Must be used to enable/disable the corresponding PHY regardless of whether or not the PHY is defined as IMA in IMAPHY. All cells received by disabled PHYs are discarded. Note that the FCC must also be enabled in GFMR[ENR] for reception to occur. Bit 31 is reserved, and must be programmed to zero.

Table 33-3. IMA Root Table¹ (continued)

Offset	Name	Width	Description
0x3C	TXPHYEN	Word	Transmit PHY enable. Bit array addressed by PHY address (e.g. bit 0 corresponds to PHY 0). Setting a bit enables transmission for the corresponding PHY. Must be used to enable/disable the corresponding PHY regardless of whether or not the PHY is defined as IMA in IMAPHY. Only idle/unassigned cells are transmitted on disabled PHYs. Note that the FCC must also be enabled in GFMR[ENT] for transmission to occur. Bit 31 is reserved, and must be programmed to zero.
0x40	IMAPHY	Word	Bit array addressed by PHY address (e.g. bit 0 corresponds to PHY 0). Setting a bit defines the corresponding PHY to operate in IMA mode. Clearing a bit defines the corresponding PHY to operate as a normal (non-IMA) multi-PHY. Bit 31 is reserved, and must be programmed to zero.
0x44	IMAEXTBASE	Word	IMA external structure base pointer. Points to region in external memory where external IMA data structures are located. Must be aligned to a 1MB boundary (i.e. program bits 12-31 to zero).
0x48	IMAGRPT_TX	Hword	Offset of IMA group transmit table in DPRAM. Must be 16-byte aligned.
0x4A	IMAGRPT_RX	Hword	Offset of IMA group receive table in DPRAM. Must be 64-byte aligned.
0x4C	IMALINKT_TX	Hword	Offset of IMA link transmit table in DPRAM. Must be 32-byte aligned.
0x4E	IMALINKT_RX	Hword	Offset of IMA link receive table in DPRAM. Must be 32-byte aligned.
0x50	IRLINKSTAT	Hword	Offset of the optional IMA link receive statistics table in DPRAM. Must be 8-byte aligned.
0x52	TMP_LPTR_RX	Hword	Microcode-managed parameter. Temporary storage of link table pointer.
0x54	TMP_LPTR_TX	Hword	Microcode-managed parameter. Temporary transmit table pointer.
0x56	TMP_GPTR_TX	Hword	Microcode-managed parameter. Temporary transmit group pointer.
0x58	TMP_GPORD_TX	Hword	Microcode-managed parameter. Temporary transmit group order pointer.
0x5A	TMP_GPTR_RX	Hword	Microcode-managed parameter. Temporary receive group pointer.
0x5C	TMP_RTRN_RX	Hword	Microcode-managed parameter. Temporary return pointer.
0x5E	TMP_GPTR2_RX	Hword	Microcode-managed parameter. Temporary receive group pointer 2.
0x60–0x68	IDCR ROOT PARAMETERS	—	Refer to Section 33.4.8, “IDCR Timer Programming,” for more details
0x68	—	—	Reserved. Must be programmed to zero during initialization.
0x6C	ITPGRPO	Hword	Required for optional TRL Service Latency enhancement only. IMA Temp Group Order - Points to the base of a 2byte temp pointer storage per group. Software initialized before FCC is enabled. Microcode managed parameter.
0x6E–0x7F	—	—	Reserved. Must be programmed to zero during initialization.

¹ **Boldfaced** entries in the above table indicate parameters which must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

² IMAFILLERHD is located at the word which immediately precedes the 128-byte aligned region defined by IMAROOT. Thus it is located at offset - 0x04 from base of IMAROOT table.

33.4.3.1 IMA Control (IMACNTL)

The fields of the IMACNTL are shown in [Figure 33-13](#).




Figure 33-13. IMA Control (IMACNTL)

[Table 33-4](#) describes the IMACNTL bit fields.

Table 33-4. IMACNTL Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2	IRSE	IMA link receive statistics enable. If link receive statistics gathering is disabled, there is no need to initialize IRLINKSTAT or reserve space for the receive statistics table. 0 Link receive statistics gathering is disabled. 1 Link receive statistics gathering is enabled.
3	IQB	Interrupt queue bus. Defines on which bus the IMA interrupt queue is located. 0 On the 60x bus. 1 On the local bus.
4	DSB	Data structure bus. Defines on which bus the IMA external structure memory area is located. 0 On the 60x bus. 1 On the local bus.
5	—	Reserved.
6–7	INTQ	Number of the ATM interrupt queue dedicated to IMA events. Note that these do not include ICP cell reception events; the handling of ICP cell reception events is programmed in the RCT of the ICP channel defined by RICPCH.

33.4.4 IMA Group Tables

The IMA group tables consist of multiple IMA group structures indexed by group number, which ranges from 0 to 7. The transmit and receive parameters are located in separate tables. The IMA group transmit table entries are 16 bytes long. The IMA group receive table entries are 64 bytes long. However, there is no need to reserve memory space in DPRAM for 8 receive IMA groups if less than 8 IMA groups are required. To conserve memory space used by these tables, it is best to add groups starting from group zero. Note also that group number is independent of the assignment of IMA ID.

33.4.4.1 IMA Group Transmit Table Entry

Table 33-5. IMA Group Transmit Table Entry ¹

Offset	Name	Width	Description
0x00	IGTCNTL	Byte	IMA group transmit control parameters.
0x01	IGTSTATE	Byte	IMA group transmit state. Microcode-managed parameter. Must be initialized to zero at group start-up.
0x02	TGRPORDER	Hword	Offset of transmit group order table in DPRAM. Can be changed on the fly.
0x04	TVPHYNUM	Byte	Transmit Virtual PHY number. Maps this IMA transmit group to a virtual PHY number for the purpose of selecting an ATM pace controller (APC) table number for this IMA group. Note that this parameter must be unique; it must not conflict with the PHY number of any non-IMA PHYs or with the TVPHYNUM of any other IMA group. If there are any PHY numbers which will never be used in a system (i.e. the actual PHY with the address does not exist), then TVPHYNUM should be selected from one of these PHYs. If no such PHY numbers are available (i.e. the multi-PHY interface consists of the full 31 PHYs), then select TVPHYNUM from one of the PHY numbers of the PHYs within this IMA group.
0x05	TIFSN	Byte	Transmit IMA Frame Sequence Number (IFSN). Microcode-managed parameter. Increments each time an IMA frame is transmitted, cycling from 0 through 255. Should be initialized to zero at group start-up.
0x06	TMCTR	Byte	Transmit IMA M counter. Microcode-managed parameter. Tracks IMA frame boundaries. Increments once per round-robin distribution of cells to the transmit queues, cycling from 0 through M. Initialize to zero at group startup.
0x07	TRLSTFCNT	Byte	TRL stuff frame counter. Microcode-managed parameter. Controls required stuffing on the TRL. Decrements each time an ICP cell is sent on the TRL, cycling from TRLSTFN through 0. A TRL stuff event occurs when it reaches zero. Initialize to the value of TRLSTFN at group start-up.
0x08	TICPPTR	Hword	Offset of transmit ICP cell payload template area in DPRAM. Must be 64-byte aligned. This parameter and the associated template area may only be changed when IGCNTL[ICPC]=IGTSTATE[ICPCA]. After changing TICPPTR, IGCNTL[ICPC] must be toggled.
0x0A	TM	Byte	Transmit IMA frame size. Program to 31, 63, 127, or 255 for frame sizes (M) of 32, 64, 128, or 256, respectively.
0x0B	TRLSTFN	Byte	TRL stuff frame number. Defines the number of IMA frames sent between TRL stuff events. For ITC operation IGCNTL[CTC] = 0, program TRLSTFN = 2048/M. For CTC operation IGCNTL[CTC] = 1, program TRLSTFN = (2048/M) – 1. Refer to Section 33.4.4.1.1, “IMA Group Transmit Control (IGTCNTL).”
0x0C	TNUMLINKS	Byte	Number of transmit links in the IMA group that are in the active state (ILTCNTL[TXSC]=01). Used by the APC to scale the rescheduling parameters appropriately when rescheduling channels.
0x0D	RTSTPCNT	Byte	Real time-stamp subcounter. Microcode-managed parameter, used by the APC. Initialize to zero at group start-up.


Table 33-5. IMA Group Transmit Table Entry (continued)¹

Offset	Name	Width	Description
0x0E	IASNCtr	Byte	Required for optional TRL Service Latency enhancement only. IMA APC Scheduled Number of Cells Counter - Number of cells passed to the groups links upon request. Initialize to IASNC.
0x0F	IASNC	Byte	Required for optional TRL Service Latency enhancement only. IMA APC Scheduled Number of Cells - reset for IASNCtr. Number of cells passed to the groups links upon request. Recommended value is 1.

¹ **Boldfaced** entries must be initialized by the user. All other parameters initialize to zero.

33.4.4.1.1 IMA Group Transmit Control (IGTCNTL)

The fields of the IGTCNTL register are shown in [Figure 33-14](#).

**Figure 33-14. IMA Group Transmit Control (IGTCNTL)**

[Table 33-6](#) describes the IGTCNTL bit fields.

Table 33-6. IGTCNTL Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–4	TXSC	Transmit status/control. Sets the transmit mode of the IMA group. 00 Filler mode. The IMA group transmits only ICP and filler cells, no data cells. 01 Active mode. The IMA group is capable of sending data cells. 1X Reserved.
5	ISIE	Required for optional TRL Service Latency enhancement only. IMA Scheduler Split Iterations Enable 0 - APC is not split, TRL completes round robin distribution of cells. 1 - APC split, both TRL and non-TRL requests distribute cells to the transmit queues.
6	CTC ¹	Transmit clock mode for this IMA group. 0 Independent transmit clock (ITC) mode. 1 Common transmit clock (CTC) mode.
7	ICPC	ICP change flag. Maintains at least the minimum 2-frame spacing of ICP cell control/status changes. Initialize to zero at group start-up. Must be toggled by software whenever TICPPTR is changed. After two subsequent IMA frames are transmitted, the IGTSTATE[ICPCA] field will be changed to match IGTCNTL[ICPC]. When IGTCNTL[ICPC] equals IGTSTATE[ICPCA], changes to TICPPTR are allowed.

¹Ensure transmit clock mode is not changed during IMA group startup to avoid erratic behavior.

33.4.4.1.2 IMA Group Transmit State (IGTSTATE)

The fields of the IGTSTATE register are shown in [Figure 33-15](#).




Figure 33-15. IMA Group Transmit State (IGTSTATE)

Table 33-7 describes the IGTSTATE bit fields.

Table 33-7. IGTSTATE Field Descriptions

Bits	Name	Description
0	TSTF	TRL stuff flag. Microcode-managed parameter. Indicates that the next ICP cell on the TRL will be part of a stuff event. Initialize to zero at group startup.
1	TIMSTF	TRL imminent stuff flag. Microcode-managed parameter. Indicates that an upcoming stuff event will be signalled in the next ICP of the TRL (via LSI=001). Initialize to zero at group startup.
2	GTE	Go to end flag - TRL has requested 2 times before round robin distribution has completed or link will underrun and is still due a cell from round robin distribution. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.
3	TRQS	TRL Request - TRL has requested therefore 1 round robin distribution of cells and is yet to be completed. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.
4	ELX	Early exit flag. Microcode-managed parameter. Initialize to zero at group startup.
5	—	Reserved
6	ICH	ICP change holdoff. Microcode-managed parameter. Initialize to zero at group startup.
7	ICPCA	ICP change allowed flag. Microcode-managed parameter. See description of IGTCTRL[ICPC].

33.4.4.1.3 Transmit Group Order Table

The transmit group order table defines the order of the links in the round-robin distribution of cells to the links of the IMA group. The table consists of an array of bytes ordered from first link to last link, with each byte providing the PHY address of its associated link. The end of the table is indicated by an entry programmed to 0x1F.

This table alone defines the order of cell distribution. It is the responsibility of software to program the LID of the links in the IMA Link Table entries, and to program the group order table such that its order corresponds to the order of increasing LIDs within the group.

The format of a transmit group order table entry is shown in Figure 33-16.




Figure 33-16. Transmit Group Order Table Entry

Table 33-8 describes the format of a transmit group order table entry.

Table 33-8. Transmit Group Order Table Entry Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–7	PHY ADDRESS	PHY address (Up to 31 PHYs[0–30]) of the link transmitting in this position in the round-robin. A value of 0x1F in this field indicates the end of the group order table.

33.4.4.1.4 ICP Cell Templates

The ICP cell templates are areas of memory provided by software to the microcode for construction of ICP cells for transmission. Software prepares the fields which are common to the group (i.e. class B, C, D, and E parameters). The other (class A) parameters will be written to the appropriate fields by the microcode. The template is 53 bytes long and must be aligned on a 64-byte boundary.

[Table 33-9](#) describes the format of a group order table entry. The ICP cell template is formatted as byte-swapped, and additionally the ICP cell header is bitswapped. [This is due to hardware implementation, and does not imply the order of transmission of the cell. The transmission of the cell is per the ATM standard.] Reflecting this byte-swap, the offset column gives the offset in DPRAM from the ICP template base.

Table 33-9. ICP Cell Template ¹

Offset	Name	Width	Description
0x00	ICP CELL HEADER	Word	ICP cell header. Program to 0xD0000000.
0x04	ICP Cell Offset	Byte	Microcode-managed area. Microcode will program this field dynamically.
0x05	IMA Frame Sequence Number	Byte	Microcode-managed area. Microcode will program this field dynamically.
0x06	Cell ID and Link ID	Byte	Microcode-managed area. Microcode will program this field dynamically.
0x07	OAM LABEL	Byte	IMA Version value. 1 IMA Version 1.0 3 IMA Version 1.1

Table 33-9. ICP Cell Template (continued)¹

Offset	Name	Width	Description
0x08	GROUP STATUS AND CONTROL	Byte	Bits 7-4: Group State 0000 = Start-up, 0001 = Start-up-Ack, 0010 = Config-Aborted - Unsupported M, 0011 = Config-Aborted - Incompatible Group Symmetry, 0100 = Config-Aborted - Unsupported IMA Version, 0101, 0110 = Reserved for other Config-Aborted reasons in a future version of the IMA specification, 0111 = Config-Aborted - Other reasons, 1000 = Insufficient-Links, 1001 = Blocked, 1010 = Operational, Others: Reserved for later use in a future version of the IMA specification. Bits 3-2: Group Symmetry Mode 00 = Symmetrical configuration and operation, 01 = Symmetrical configuration and asymmetrical operation (optional), 10 = Asymmetrical configuration and asymmetrical operation (optional), 11 = Reserved Bits 1-0: IMA Frame Length (00: M=32, 01: M=64, 10: M=128, 11: M=256)
0x09	IMA ID	Byte	Bits 7-0: IMA ID
0x0A	STATUS AND CONTROL CHANGE INDICATION (SCCI)	Byte	Software must increment this field in the new ICP template whenever a new ICP template is created.
0x0B	Link Stuff Indication	Byte	Microcode-managed area. Microcode will program this field dynamically.
0x0C	RX TEST PATTERN	Byte	Bits 7-0: Rx Test Pattern (value from 0 to 255)
0x0D	TX TEST PATTERN	Byte	Bits 7-0: Tx Test Pattern (value from 0 to 255)
0x0E	TX TEST CONTROL	Byte	Bits 7-6: Unused and set to 0 Bit 5: Test Link Command (0: inactive, 1: active) Bits 4-0: Tx LID of test link (0 to 31)
0x0F	TRANSMIT TIMING INFORMATION	Byte	Bits 7-6: Unused and set to 0 Bit 5: Transmit Clock Mode: (0: ITC mode, 1: CTC mode) Bits 4-0: Tx LID of the timing reference (0 to 31)
0x10	LINK 3 INFO	Byte	Status and control of link with LID = 3
0x11	LINK 2 INFO	Byte	Status and control of link with LID = 2
0x12	LINK 1 INFO	Byte	Status and control of link with LID = 1
0x13	LINK 0 INFO	Byte	Status and control of link with LID = 0
0x14	LINK 7 INFO	Byte	Status and control of link with LID = 7
0x15	LINK 6 INFO	Byte	Status and control of link with LID = 6
0x16	LINK 5 INFO	Byte	Status and control of link with LID = 5
0x17	LINK 4 INFO	Byte	Status and control of link with LID = 4

Table 33-9. ICP Cell Template (continued)¹

Offset	Name	Width	Description
0x18	LINK 11 INFO	Byte	Status and control of link with LID = 11
0x19	LINK 10 INFO	Byte	Status and control of link with LID = 10
0x1A	LINK 9 INFO	Byte	Status and control of link with LID = 9
0x1B	LINK 8 INFO	Byte	Status and control of link with LID = 8
0x1C	LINK 15 INFO	Byte	Status and control of link with LID = 15
0x1D	LINK 14 INFO	Byte	Status and control of link with LID = 14
0x1E	LINK 13 INFO	Byte	Status and control of link with LID = 13
0x1F	LINK 12 INFO	Byte	Status and control of link with LID = 12
0x20	LINK 19 INFO	Byte	Status and control of link with LID = 19
0x21	LINK 18 INFO	Byte	Status and control of link with LID = 18
0x22	LINK 17 INFO	Byte	Status and control of link with LID = 17
0x23	LINK 16 INFO	Byte	Status and control of link with LID = 16
0x24	LINK 23 INFO	Byte	Status and control of link with LID = 23
0x25	LINK 22 INFO	Byte	Status and control of link with LID = 22
0x26	LINK 21 INFO	Byte	Status and control of link with LID = 21
0x27	LINK 20 INFO	Byte	Status and control of link with LID = 20
0x28	LINK 27 INFO	Byte	Status and control of link with LID = 27
0x29	LINK 26 INFO	Byte	Status and control of link with LID = 26
0x2A	LINK 25 INFO	Byte	Status and control of link with LID = 25
0x2B	LINK 24 INFO	Byte	Status and control of link with LID = 24
0x2C	LINK 31 INFO	Byte	Program to 0x00.
0x2D	LINK 30 INFO	Byte	Status and control of link with LID = 30
0x2E	LINK 29 INFO	Byte	Status and control of link with LID = 29
0x2F	LINK 28 INFO	Byte	Status and control of link with LID = 28
0x30	CRC10	Hword	Microcode-managed area. Microcode will program this field dynamically.
0x32	END-TO-END CHANNEL	Byte	Program to any value desired for end-to-end implementation-dependent signalling, or program to 0x00 if unused.
0x33	UNUSED	Byte	Program to 0x6A.
0x34	TAG	Byte	Internally-used tag value indicating that this is an ICP cell. Program to 0x80.

¹ **Boldfaced** entries in the above table indicate parameters which must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

33.4.4.2 IMA Group Receive Table Entry

Table 33-10. IMA Group Receive Table Entry ¹

Offset	Name	Width	Description
0x00	IGRCNTL	Byte	IMA group receive control parameters.
0x01	IGRSTATE	Byte	IMA group receive state. Microcode-managed parameter. Initialize to zero at group startup.
0x02	RIMCID	Byte	Receive IMA ID. Program to the validated receive IMA ID value.
0x03	IMAVR	Byte	IMA version. Program to the validated IMA version value. 1 IMA Version 1.0 3 IMA Version 1.1
0x04	RM	Byte	Receive IMA frame size. Program to 31, 63, 127, or 255 for frame sizes of 32, 64, 128, or 256, respectively.
0x05	RNUMLINKS	Byte	Number of receive links in the IMA group that are in the active state (ILRCNTL[RXSC]=01).
0x06	DCB_RM	Byte	Current cell (x out of RM cells in a Frame) being processed by the reconstruction routine. Microcode-managed parameter. Initialize to zero at group startup.
0x07	RSCCI	Byte	Receive IMA SCCI field. Microcode-managed parameter. Holds the SCCI value of the last ICP cell received by this group.
0x08	DCBLNK	Hword	Pointer to link entry in group order table currently in use. Microcode-managed parameter. Initialize to value of RGRPORDER0 at group startup.
0x0A	DCBX	Hword	Delay-compensation buffer extraction pointer. Microcode-managed parameter. Initialize to zero at group startup.
0x0C	STALL_COUNT	Byte	Number of IDCR or On-demand requests made for which there were no cells available in a link's DCB. Microcode managed parameter. Initialize to zero at group startup.
0x0D	REF_IFSN	Byte	Identifies the IFSN of the frame being processed by the "reconstruction" routine. Microcode managed parameter.
0x0E	GFP	Hword	Pointer to the start of the current frame being processed by the "reconstruction" routine. Microcode managed parameter. Initialize to zero at group startup.
0x10	RGRPORDER0	Hword	Offset of receive group order table 0 in DPRAM.
0x12	RGRPORDER1	Hword	Offset of receive group order table 1 in DPRAM.
0x14	ALPHABETA	Byte	Alpha and beta parameters for IMA frame synchronization mechanism (IFSM). Bits 0-3: Alpha. Allowable range is 1-2; typical value is 2. Bits 4-7: Beta. Allowable range is 1-5; typical value is 2.
0x15	GAMMA	Byte	Gamma parameter for IMA frame synchronization mechanism (IFSM). Allowable range is 1-5; typical value is 1.

Table 33-10. IMA Group Receive Table Entry (continued)¹

Offset	Name	Width	Description
0x16	TRLR	Hword	TRL rate. Used only when IDCR-regulated cell processing is used (i.e. IGRCTNL[IDCR]=1). Calculated by microcode during group startup, prior to group activation. Referenced by software in order to program the IDCRREQ and IDCRREQF of the group's IDCR table entry. Value is valid after IGRSTATE[IDCR_DN] is set by the microcode.
0x18	REF_LINK	Word	Bit array identifying which of the links (i.e., PHY) in this group are enabled. Bit 0 corresponds to PHY 0, bit 30 corresponds to PHY 30. Software must set the corresponding bits to 1 so that the delay compensation process for the link(s) is started.
0x1C	LINK_ICP	Word	Bit array identifying which of the links in this group has received an ICP cell. A "1" in the corresponding link's bit position indicates that an ICP cell has been received. Microcode-managed parameter. Initialize to zero at group startup.
0x20	LINK_DCB	Word	Bit array identifying which of the links in this group has started storing cells to its corresponding DCB. A "1" in the corresponding link's bit position indicates that cells have been stored in the DCB. Microcode-managed parameter. Initialize to zero at group startup.
0x24	LINK_LD	Word	Bit array identifying which of the "added" links in this group has a Longer propagation Delay (LD) than any of the existing links. A "1" in the corresponding link's bit position indicates that it has a longer propagation delay. Microcode-managed parameter. Initialize to zero at group startup.
0x28	CELL_COUNT	Byte	Number of cells received on the TRL while in the Group Delay Sync. stage. Used only when IDCR-regulated cell processing is used (i.e. IGRCTNL[IDCR]=1). Used for determining TRLR. When CELL_COUNT = 128, TRLR is calculated and can be used for programming IDCR timer values. Microcode-managed parameter. Initialize to zero at group startup.
0x29	RVPHYNUM	Byte	Receive Virtual PHY number. Maps this IMA receive group to a virtual PHY number for the purpose of address mapping of received cells. Note that this parameter must be unique; it must not conflict with the PHY number of any non-IMA PHYs or with the RVPHYNUM of any other IMA group. If there are any PHY numbers which will never be used in a system (i.e. the actual PHY with the address does not exist), then RVPHYNUM should be selected from one of these PHYs. If no such PHY numbers are available (i.e. the multi-PHY interface consists of the full 31 PHYs), then select RVPHYNUM from one of the PHY numbers of the PHYs within this IMA group.

Table 33-10. IMA Group Receive Table Entry (continued)¹

Offset	Name	Width	Description
0x2A	STALL_THR	Byte	Stall threshold. Used to detect stalled links when performing round-robin cell extraction from the delay compensation buffers (Dcbz). This is the number of cells which may be received without advancing the cell extraction pointer. The value is application-dependent and must be tuned by the user to the “expected worst case.” Its value depends on the depth of queues and FIFOs in the complete transmit/receive path, and the ‘burstiness’ of the behavior of the FIFOs. Assuming very bursty FIFOs, it is approximately: $STALL_THR = 2 \times RNUMLINKS \times (3 + RX_FIFO)$ where: a) RNUMLINKS is the number of links in the receive group order structure (regardless of link status). b) RX_FIFO is the depth of the receive FIFOs of the TC layer. c) 3 is the rounded value of the allowed transmit skew between links of a group (2.5, per the IMA standard). An optimal value for STALL_THR will be great enough to produce no link stall events in normal operation, but low enough to detect a failed link as quickly as possible.
0x2B	IRGFS	Byte	IMA Receive Group Frame Size Bits 0-5: Reserved Bits 6-7 - GSC_M: Value of received ICP cell Group Status Contl field (Bits 1:0) which determine the IMA frame size. This field must be programmed before links in the group are assigned
0x2C	—	Word	Reserved. Must be initialized to zero at group startups.
0x30	LINK_DCBO	Word	Link DCB overflow interrupt indication. Bit array identifying which links have issued a link DCB overflow (DCBO) interrupt. This parameter ensures that only one DCBO interrupt is generated per event. Microcode managed parameter. Initialize to zero at group startup.
0x34– 0x3F	—	3 Words	Reserved. Must be initialized to zero at group startups.

¹ **Boldfaced** entries indicate parameters that must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

33.4.4.2.1 IMA Group Receive Control (IGRCNTL)

The fields of the IGRCNTL register are shown in [Figure 33-17](#).




Figure 33-17. IMA Group Receive Control (IGRCNTL)


[Table 33-11](#) describes the IGRCNTL bit fields.

Table 33-11. IGRCNTL Field Descriptions

Bits	Name	Description
0	GOTP	Group order table pointer. Defines which group order table pointer (RGRPORDER0 or RGRPORDER1) will be used for the cell extraction round-robin. Initialize to zero at group startup.
1–2	—	Reserved, initialize to zero.
3-4	RXSC	Receive status/control. Sets the receive mode of the IMA group. 00 Filler mode. The IMA group processes only ICP cells. Data cells are replaced with filler cells. 01 Active mode. The IMA group is capable of receiving data cells. 1X Reserved. Defaults to Filler Mode.
5	IDCR	IDCR recovery enable. Selects the mode of the receive process activation function. 0 On-demand cell processing 1 IDCR-regulated cell processing
6-7	—	Reserved, initialize to zero.

33.4.4.2.2 IMA Group Receive State (IGRSTATE)

The fields of the IGRSTATE register are shown in [Figure 33-18](#).

**Figure 33-18. IMA Group Receive State (IGRSTATE)**

[Table 33-12](#) describes the IGRSTATE bit fields.

Table 33-12. IGRSTATE Field Descriptions

Bits	Name	Description
0	IDCR_DN	IDCR Done. Microcode-managed parameter. When this bit is set by the microcode, the TRLR value is valid and can be used to program the IDCR timer entry values for this group. Initialize to zero at group startup.
1-2	GDSS	Group delay synchronization state. Initialize to zero at group startup. Must be changed by software to 01 after sufficient links have achieved frame synchronization. Subsequently managed by microcode. 00 Group delay synchronization process inhibited. 01 Group delay synchronization process enabled. 10 Group delay synchronization process in progress. 11 Group delay synchronized. Refer to Section 33.5.4.10 , “Receive Event Response Procedures.”
3-7	—	Reserved, initialize to zero.

33.4.4.2.3 IMA Receive Group Frame Size

The fields of the IRGFS register are shown in [Figure 33-19](#).




Figure 33-19. IMA Receive Group Frame Size (IGRSTATE)

Table 33-13 describes the IRGFS bit fields.

Table 33-13. IRGFS Field Descriptions

Bits	Name	Description
0	0	Reserved, initialize to zero.
1-5	—	Reserved, initialize to zero.
6-7	GSC-M	IMA Receive Group Frame Size Bits 0-5: Reserved Bits 6-7 - GSC_M: Value of received ICP cell Group Status Contl field (Bits 1:0) which determine the IMA frame size. This field must be programmed before links in the group are assigned

33.4.4.2.4 Receive Group Order Tables

The receive group order tables define the order of the links in the round-robin extraction of cells to the links of the IMA group. The table consists of an array of bytes ordered from first link to last link, with each byte providing the PHY address of its associated link. The end of the table is indicated by an entry programmed to 0x1F.

Two group order tables are used in order to allow for on-the-fly changes (i.e. to add or remove links), while making certain that the changes only occur at the end of a round-robin cycle. IGRCNTL[GOTP] indicates which group order table pointer (and therefore, group table) is currently in use. Changes should be made to the group order table not in use, and then IGRCNTL[GOTP] should be toggled. When the current round-robin cell extraction process completes, the next process will use the new table.

This table alone defines the order of cell extraction from the delay compensation buffers. It is the responsibility of software to read the LIDs of the links in the group from the received ICP cells during group startup, and to program the group order table such that its order corresponds to the order of increasing LIDs within the group.

The format of a receive group order table entry is shown in Figure 33-20.




Figure 33-20. Receive Group Order Table Entry

Table 33-14 describes the format of a receive group order table entry.

Table 33-14. Receive Group Order Table Entry Field Descriptions

Bits	Name	Description
0–2	—	Reserved, initialize to zero.
3–7	PHY ADDRESS	PHY address (up to 31 PHYs[0–30]) of the link transmitting in this position in the round-robin. A value of 0x1F in this field indicates the end of the group order table.

33.4.5 IMA Link Tables

The IMA link tables consist of multiple IMA group structures indexed by the PHY address of their corresponding PHYs. The transmit and receive parameters are located in separate tables. The IMA group transmit and receive table entries are each 32 bytes long.

Note that to conserve memory space consumed by these tables, it is best to group the addresses of the PHYs that are assigned as IMA. [For example, if out of eight total links only four are IMA, then optimally these would be links 0 through 3.]

33.4.5.1 IMA Link Transmit Table Entry

Table 33-15. IMA Link Transmit Table Entry ¹

Offset	Name	Width	Description
0x00	ILTCNTL	Byte	IMA link transmit control parameters.
0x01	ILTSTATE	Byte	IMA link transmit state. Microcode-managed parameter. Initialize to zero at link startup.
0x02	LICPOS	Byte	Link ICP offset. Determines the position of the ICP cell within the IMA frame. Program in the range 0 to M-1. See the IMA specification for recommended methods for programming this field.
0x03	ILID	Byte	IMA link ID. Formatted per the Cell ID and Link ID field of an ICP cell. Bit 0: 1 (indicating ICP cell) Bits 1-2: Not Used, set to zero Bits 3-7: Program to software-assigned LID. [Note: This value is only used by microcode to format ICP cells for this link, it is not used to determine round-robin transmission order. That function is performed by the group order table.]
0x04	ITSEC	Word	IMA transmit stuff event counter. While ILTCNTL[SES]=0, increments each time a stuff event is performed on this link. Initialize to zero at link startup.
0x08	ITQSP	Hword	IMA link transmit queue start pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Refer to Section 33.4.6.1, “Transmit Queues.”
0x0A	ITQEP	Hword	IMA link transmit queue end pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Points to the last cell in the transmit queue. Program this parameter to ITQSP+TQ_SIZE-4. Refer to Section 33.4.6.1, “Transmit Queues.”


Table 33-15. IMA Link Transmit Table Entry (continued)¹

Offset	Name	Width	Description
0x0C	ITQFP	Hword	IMA link transmit queue fill pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Initialize this to the value of ITQSP. Refer to Section 33.4.6.1, “Transmit Queues.”
0x0E	ITQXP	Hword	IMA link transmit queue extract pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Initialize this to the value of ITQSP. Refer to Section 33.4.6.1, “Transmit Queues.”
0x10	ITINTMSK	Byte	IMA transmit interrupt mask. Has the same format as the upper byte of the IMA interrupt queue entry. Setting a bit enables the associated interrupt; clearing a bit masks it. For group-related events, only the mask register for the TRL is referenced.
0x11	ITINTSTAT	Byte	IMA transmit interrupt status. Indicates the status of transmit interrupt events.
0x12	LSHC	Byte	Stuff holdoff counter. Maintains the minimum five-frame spacing between stuff events for non-TRL links. Must be initialized to zero. Set to 4 by the microcode after a stuff event, and decrements after each ICP cell is sent (saturating at zero). Signalling of ‘imminent stuff’ (and subsequent stuff events) will not occur while this counter is non-zero.

¹ **Boldfaced** entries indicate parameters that must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

33.4.5.1.1 IMA Link Transmit Control (ILTCNTL)

The fields of the ILTCNTL register are shown in [Figure 33-21](#).

**Figure 33-21. IMA Link Transmit Control (ILTCNTL)**

[Table 33-16](#) describes the ILTCNTL bit fields.

Table 33-16. ILTCNTL Field Descriptions


Bits	Name	Description
0	TRL	Defines this link as the timing reference link (TRL) of the group. 0 This link is not the TRL. 1 This link is the TRL. Note: One and only one link of the group must be programmed as the TRL. If zero or more than one links are defined as TRL, erratic operation will occur.
1	SES	Severely errored seconds. Set by software when a severely errored second indication is detected. When set, causes the transmit stuff event counter to stop counting.
2	—	Reserved, initialize to zero.

Table 33-16. ILTCNTL Field Descriptions (continued)

Bits	Name	Description
3-4	TXSC	Transmit status/control. Sets the transmit mode of the IMA link. 00 Filler mode. The IMA link transmits only ICP and filler cells, no data cells. 01 Active mode. The IMA link is capable of sending data cells. 1X Reserved.
5-7	IGNUM	Determines to which IMA group this link belongs. Contains the number of the link's associated IMA Group Table entry. Note: This value need not be the same as the group's IMA ID; the IMA ID is programmed separately in the group's ICP cell template.

33.4.5.1.2 IMA Link Transmit State (ILTSTATE)

The fields of the ILTSTATE register are shown in [Figure 33-22](#)

**Figure 33-22. IMA Link Transmit State (ILTSTATE)**

[Table 33-17](#) describes the ILTSTATE bit fields.

Table 33-17. ILTSTATE Field Descriptions

Bits	Name	Description
0	LSTF	Link stuff flag. Microcode-managed parameter. Indicates that the next ICP cell on this link will be part of a stuff event. Initialize to zero at link startup.
1	LIMSTF	Link imminent stuff flag. Microcode-managed parameter. Indicates that an upcoming stuff event will be signalled in the next ICP of this link (via LSI=001). Initialize to zero at link startup.
2	LSTFIP	Link stuff-in-progress flag. Microcode-managed parameter. Indicates that the next cell on this link will be the second cell of a stuff event. Initialize to zero at link startup.
3	LGSU	Link/group startup flag. Microcode-managed parameter. Will be set by the microcode after the link's transmit queue has reached target average depth of 3 cells. While this bit is cleared, the link will transmit only filler cells. Initialize to zero at link startup.
4	TQSU	Transmit queue startup flag. Microcode-managed parameter. Will be set by the microcode after the first cell has been sent to the transmit queue. Initialize to zero at link startup.
5	LDC	Link Due Cell - Link is due cell from round robin distribution. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.
6-7	—	Reserved, initialize to zero.

33.4.5.1.3 IMA Transmit Interrupt Status (ITINTSTAT)

The fields of the ITINTSTAT register are shown in [Figure 33-23](#).


**Figure 33-23. IMA Transmit Interrupt Status (ITINTSTAT)**

Table 33-18 describes the ITINTSTAT bit fields.

Table 33-18. ITINTSTAT Field Descriptions

Bits	Name	Description
0-3	—	Reserved, initialize to zero.
4	PTQO	Persistent transmit queue overflow. Set when a transmit queue overflow occurs for two cells in a row. Further transmit queue overflow events are masked when this bit is set, in order to avoid a 'flood' of interrupts. This bit can be used to distinguish a temporary overflow condition (which could be caused by a rate differential between the TRL and non-TRL link which was out of compensatable range), or a persistent overflow condition (which could be caused by a more permanent condition, such as a failure of this link's PHY device). Initialize to zero at link startup.
5	TQO	Transmit queue overflow. Set when a transmit queue overflow occurs; cleared when a cell is successfully transmitted. As this bit is set or cleared on a cell-by-cell basis, it may no longer be set when software reads it if the overflow condition was only temporary. PTQO should be used instead to distinguish between persistent or temporary underrun conditions.
6	PTQU	Persistent transmit queue underrun. Set when a transmit queue underrun occurs for two cells in a row. Further transmit queue underrun events are masked when this bit is set, in order to avoid a 'flood' of interrupts. This bit can be used to distinguish a temporary underrun condition (which could be caused by a rate differential between the TRL and non-TRL link which was out of compensatable range), or a persistent underrun condition (which could be caused by a more permanent condition, such as a TRL failure). Initialize to zero at link startup.
7	TQU	Transmit queue underrun. Set when a transmit queue underrun occurs; cleared when a cell is successfully transmitted. As this bit is set or cleared on a cell-by-cell basis, it may no longer be set when software reads it if the underrun condition was only temporary. PTQU should be used instead to distinguish between persistent or temporary underrun conditions. Initialize to zero at link startup.

33.4.5.2 IMA Link Receive Table Entry

Table 33-19. IMA Link Receive Table Entry¹

Offset	Name	Width	Description
0x00	ILRCNTL	Hword	IMA link receive control parameters.
0x02	ILRSTATE	Hword	IMA link receive state. Microcode-managed parameter. Initialize to 0x0040 at link startup.
0x04	ILID	Byte	IMA link ID. Formatted per the Cell ID and Link ID field of an ICP cell. Bit 0: 1 (indicating ICP cell) Bits 1-2: Program to zero Bits 3-7: Program to validated LID for this link [Note: This value is only used by microcode to validate incoming ICP cells for this link, it is not used to determine round-robin transmission order. That function is performed by the group order table.]
0x05	RMCTR	Byte	Receive M counter. Microcode-managed parameter.
0x06	LRIFSN	Byte	Receive IFSN counter. Microcode-managed parameter.

Table 33-19. IMA Link Receive Table Entry¹ (continued)

Offset	Name	Width	Description
0x07	DFC	Byte	Number of frames to discard on a this link until it is caught up with the other links in this group (long propagation delay). Microcode-managed parameter.
0x08	DCBSP	Hword	IMA link delay compensation buffer start pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Refer to Section 33.4.6.2, "Delay Compensation Buffers (DCB) for more details.
0x0A	DCBEP	Hword	IMA link delay compensation buffer end pointer. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Refer to Section 33.4.6.2, "Delay Compensation Buffers (DCB) for more details.
0x0C	DCBFP	Hword	IMA link delay compensation buffer fill pointer. Microcode-managed parameter. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero. Initialize to DCBSP at link startup.
0x0E	DCBRP	Hword	IMA link delay compensation buffer read pointer. Only used during group delay synchronization and link addition. Microcode-managed parameter. This parameter forms bits 12-27 of the pointer; bits 0-11 are from IMAEXTBASE, and bits 28-31 are zero.
0x10	RICPCH	Hword	Receive ICP channel number. ATM receive channel number to which received ICP cells are sent.
0x12	IRINTMSK	Byte	IMA receive interrupt mask. Has the same format as the IMA interrupt queue entry.; however, only receive-related bits are relevant. Setting a bit enables the associated interrupt; clearing a bit masks it. For group-related events, only the mask register for the TRL is referenced.
0x13	LICPOS	Byte	Link ICP offset. Program to the ICP offset validated for this link.
0x14	IRSEC	Word	IMA receive stuff event counter. Increments each time a stuff event is received on this ink. Initialize to zero at link startup.
0x18	ANOMALY_CTR	Byte	Anomaly counter. Microcode-managed parameter. Initialize to zero at link startup.
0x19	ALPHABETA_CTR	Byte	Alpha/beta counter. Microcode-managed parameter. Initialize to zero at link startup.
0x1A	GAMMA_CTR	Byte	Gamma counter. Microcode-managed parameter. Initialize to zero at link startup.
0x1C	DEFECT_CTR	Word	Defect counter. This counter is active while the link is in the Loss-of-IMA-Frame (LIF) state and is used to ensure IFSD interrupts are generated for every GAMMA+2 frames. Software can use the period interrupt issued by this counter in order to determine if the link is taking too long to synchronize. The DEFECT_CTR is active before IFSM reaches SYNC. It starts counting from the first cell received and will count from 0 to (GAMMA+2) x M. When it reaches (GAMMA+2) x M an IFSD interrupt is generated and the counter is reset. Upon reception of the next cell it starts to count again and subsequent interrupts are generated. Microcode managed parameter. Initialize to zero at link startup.

¹ **Boldfaced** entries indicate parameters that must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

33.4.5.2.1 IMA Link Receive Control (ILRCNTL)

The fields of the ILRCNTL register are shown in [Figure 33-24](#)




Figure 33-24. IMA Link Receive Control (ILRCNTL)

[Table 33-20](#) describes the ILRCNTL bit fields.

Table 33-20. ILRCNTL Field Descriptions

Bits	Name	Description
0	GA	Group assigned flag. Set by software after group parameters have been validated. 0 Group unassigned. 1 Group assigned.
1	SES	Severely errored seconds. Set by software when a severely errored second indication is detected. When set, causes the receive stuff event counter and ICP violation counter to stop counting.
2	TRL	Identifies this link in the group as the Timing Reference Link (NOTE: Only one link per group can be selected as the TRL).
3-4	RXSC	Receive status/control. Sets the receive mode of the IMA link. 00 Filler mode. The IMA link processes only ICP cells. Data cells are replaced with filler cells. 01 Active mode. The IMA link is capable of receiving data cells. 10 Dropped. Must be set by the user during the process of dropping the link. Dropped links are treated filler mode until they are switched out of the receive round-robin (i.e. data cells are replaced with filler cells). 11 Reserved.
5-7	IGNUM	Determines to which IMA group this link belongs. Contains the number of the link's associated IMA Group Table entry. Note: This value need not be the same as the group's IMA ID; the IMA ID is programmed separately in the receive group's RIMAID field.
8	ADD_NEW	Identifies this link as a new/added link to a group. Software must flip (0 to 1 or 1 to 0) this bit ONLY when adding a link to an existing group that is operational. If ADD_NEW = ILRSTATE[ADD_NEW_M] = 0, set ADD_NEW to 1 to indicate this is an added link. If ADD_NEW = ILRSTATE[ADD_NEW_M] = 1, set ADD_NEW to 0 to indicate this is an added link. Initialize to zero.
9	MON_ICP	Setting this bit will allow changed ICP cells received on this link to be passed on to the ATM layer (defined channel). The user must monitor at least one link in order for ICP cells to be passed on to the ATM layer.
10 - 15	—	Reserved, initialize to zero.

33.4.5.2.2 IMA Link Receive State (ILRSTATE)

The fields of the ILRSTATE register are shown in [Figure 33-25](#)




Figure 33-25. IMA Link Receive State (ILRSTATE)

[Table 33-21](#) describes the ILRSTATE bit fields.

Table 33-21. ILRSTATE Field Descriptions

Bits	Name	Description
0	ADD_NEW_M	New Link shadow bit. Microcode managed parameter. Initialize to zero at link startup.
1-2	IFSS ¹	IMA frame synchronization state. Microcode-managed parameter. Initialize to zero at link startup. 00 IMA hunt. 01 IMA presync. 1x IMA sync.
3	MASK_ERR	Mask Error. Microcode managed parameter. Initialize to zero at link startup.
4	STFEX	Stuff cell expected. Microcode-managed parameter. Initialize to zero at link startup.
5	SU	Start Up. Microcode-managed parameter. Initialize to zero at link startup.
6	CHK_NXT	Check Next. Microcode-managed parameter. Initialize to zero at link startup.
7	DATA_ERR	Data Error - Parity/CRC. Microcode-managed parameter. Initialize to zero at link startup.
8	ICP_CELL	Current Cell is an ICP Cell. Microcode-managed parameter. Initialize to zero at link startup.
9-10	FSES ¹	Frame Synchronization Error State. Microcode-managed parameter. Initialize to 10 at link startup. 00 IMA working. 01 Out-of-IMA frame anomaly. 1x Loss-of-IMA frame defect.
11	SYNC_DEFECT	Synchronization Defect. Microcode-managed parameter. Initialize to zero at link startup.
12	STFIP	Stuff In-Progress flag. Microcode-managed parameter. Initialize to zero at link startup.
13	DL	Dropped link. Microcode-managed parameter. Initialize to zero at link startup.
14-15	—	Reserved, initialize to zero.

¹Enable these parameters to their default values during IMA initialization to avoid spurious IMA exceptions in the IMA interrupt queues.

33.4.5.3 IMA Link Receive Statistics Table

The IMA link receive statistics table is optional. It is enabled globally for this FCC via IMACNTL[IRSE]. The base of this table is determined by IRLINKSTAT. Entries in the table are indexed by the link number of the associated link. The format for the IMA link receive statistic table entries is shown in Table 33-22

Table 33-22. IMA Link Receive Statistics Table Entry

Offset	Name	Width	Description
0x00	ICPVIOL	Word	IMA receive ICP violation event counter. While ILRCNTL[SES]=0, increments each time an errored, invalid, or missing ICP cell is received on this link. Initialize to zero at link startup.
0x04	OIF	Word	Out-of-IMA frame counter. While ILRCNTL[SES]=0, increments each time an Out-of-IMA Frame anomaly occurs on this link. Initialize to zero at link startup.

33.4.6 Structures in External Memory

The IMA microcode requires supporting queue structures in external memory. These are used for the jitter buffers (on transmission) and the delay compensation buffers (on reception). These structures reside in a 1 megabyte memory region defined by IMAEXTBASE, and may reside on either the 60x bus or the local bus, as defined by IMACNTL[DSB].

33.4.6.1 Transmit Queues

Transmit queues are allocated on a per-link basis. They are circular queues of 64-byte buffers, defined by their start and end pointers. For the transmit queue of the timing reference link (TRL), the queue must consist of a minimum of four buffers (although it may consist of five buffers, if consistency of data structures is desired). For the transmit queues of non-TRL links, the queues must consist of five buffers. Queue fill and extract pointers must be initialized by software to the start of the queue; thereafter, these pointers are managed by the microcode. The queue pointers must be on a 64-byte aligned boundary.




Figure 33-26. IMA Transmit Queue

33.4.6.2 Delay Compensation Buffers (DCB)

Cells received on a link are initially stored in a delay compensation buffer (DCB). DCBs are allocated on a per-link basis. They are of user-definable length, thereby providing a programmable maximum synchronizable delay. Note that DCBs of links within a group must all have the same size.

DCBs consist of a circular queue of 64-byte cell buffers. These cell buffers contain the received cell followed by 12 bytes of header/status information.




Figure 33-27. Cell Buffer in Delay Compensation Buffer

The length of a DCB is defined by the link's DCBSP and DCBEP parameters. The length of the DCB (defined by $(DCBEP - DCBSP) \times 16$) must be an integer multiple of the IMA frame length in bytes, $M \times 64$. Furthermore, the DCBSP must be aligned on a $M \times 64$ -byte boundary. For example, if $M = 64$, then DCBSP must be on a 4KB boundary. To ensure group delay synchronization, the minimum length of the DCB should be $2(M \times 64)$.

The DCB memory area must be initialized to zero at link startup.




Figure 33-28. IMA Delay Compensation Buffer

33.4.7 IMA Exceptions

One of the four ATM interrupt queues must be dedicated to IMA events. This enables minimum latency in dealing with the IMA state machines, and ensures that the unique format for IMA exceptions are not confused with other exceptions. The IMA interrupt queue is defined in the `IMACNTL[INTQ]` parameter.

IMA events sent to this queue include only those described in this section. ICP receive events are treated as normal receive events, and should therefore go to the interrupt queue allocated for receive events.

33.4.7.1 IMA Interrupt Queue Entry

The format for the IMA interrupt queue entries is shown in [Figure 33-29](#)




Figure 33-29. IMA Interrupt Queue Entry

[Table 33-23](#) describes the IMA interrupt queue entry bit fields.

Table 33-23. IMA Interrupt Queue Entry Field Descriptions

Offset	Bits	Name	Description
Offset + 0	0	V	Valid interrupt entry. 0 This interrupt queue entry is free and can be used by the CP. 1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.
	1	—	Reserved.
	2	W	Wrap bit. When set, this is the last interrupt circular table entry. During initialization, the host must clear all W bits in the table except the last one, which must be set.
	3–4	—	Reserved
	5	—	Reserved
	6	TQU	Transmit queue underrun. Indicates that the corresponding PHY for this link requested a cell for transmission, but the transmit queue was empty.
	7	TQO	Transmit queue overflow. Indicates that the TRL attempted to send a cell to this link's transmit queue, but no space was available.
	8	—	Reserved
	9	DSL	DCB synchronization lost. This interrupt is issued when a link in a group with IGRSTATE[GDSS] = 11 loses synchronization, and the link enters HUNT state at the IFSM.
	10	LS	Link stalled. A link in the round-robin cell extraction process has excessively stalled and been deactivated (i.e. switched to filler mode by the microcode).
	11	DCBO	Link out of delay synchronization. Set when the link's DCB overflows, indicating that delay synchronization for this link is not possible.
	12	LDS	Link delay synchronized. Set when delay synchronization is achieved for a link that has been added to an existing group.
	13	GDS	Group delay synchronized. Set when a group achieves delay synchronization as part of the group startup procedure.
	14	IFSD	IMA frame synchronization status = defect. Set when the associated link goes into the Loss of IMA Frame Defect state of the Error/Maintenance State Machine.
	15	IFSW	IMA frame synchronization status = working. Set when the associated link goes into the IMA Working state of the Error/Maintenance State Machine.
Offset + 2	0	L/G	Link/group indicator. Indicates whether this interrupt is associated with a link or a group, and thus if the NUM field is a link number or group number. 0 This interrupt is associated with a link. 1 This interrupt is associated with a group.
	1–15	NUM	Link or group number associated with this interrupt.

33.4.7.2 ICP Cell Reception Exceptions

ICP cells are received as AAL0 in the channel defined in RICPCH. Receive interrupts are provided for this channel if enabled in its associated RCT.

33.4.8 IDCR Timer Programming

Programming of the IDCR timer data structures is optional. It is only required if any of the IMA groups use IDCR-regulated cell processing.

Only one IDCR master clock per FCC is supported; the IDCR timers for the individual groups are derived from the IDCR master clock. Each IDCR timer has an associated IDCR table entry, indexed by the IMA group number.

33.4.8.1 IDCR Master Clock

The signal normally used for DMA request for a selected IDMA channel is instead used to provide the clock signal for the IDCR master clock. This signal must be provided on the external DREQ_x signal, either by using an external clock source or by externally connecting one of the baud rate generator (BRG) outputs to the signal.

The IDCR master clock is enabled by configuring the DREQ_x pin and supplying the external clock signal. The IDCR master clock is disabled by either (1) turning the clock signal off, or (2) changing the configuration of DREQ_x to be an alternate function or general-purpose I/O. The IDCR_Init command must be issued before enabling the IDCR master clock.

A higher IDCR master clock frequency provides greater resolution in determining and reconstructing the IDCR. However, an IDCR master clock frequency that is too high will consume too much CPM processing power and will hinder the function of the PowerQUICC II. Therefore, the period of the IDCR master clock should be no less than (number of IMA receive groups) x (500 CPM clocks).

The $\overline{\text{DONE}}_x$ and $\overline{\text{DACK}}_x$ signals of the IDMA channel are not used. Their I/O ports must be programmed to an alternate function or to general-purpose I/O.

RCCR[DR_xM] should be programmed to edge-sensitive for the DREQ_x signal functioning as the IDCR master clock.

33.4.8.2 IDCR FCC Parameter Shadow

The FCC parameters (including IMAROOT) for the FCC associated with the IDCR master clock must be copied onto the parameter RAM page for that IDCR master clock. For example, if DREQ1 serves as the IDCR master clock signal for FCC2, then the FCC parameters for FCC2 (at offset 0x8500) must be copied to parameter page 8 (at offset 0x8700).

33.4.8.2.1 PowerQUICC II Features Unavailable if IDCR is Used

Since their parameter RAM space is used as FCC parameter shadow space, other PowerQUICC II features associated with this parameter RAM space will not be available. Selection of the IDCR clock signal must be made with this in mind.

[Table](#) summarizes the PowerQUICC II features that share IDMA parameter space which will not be available if DREQ_x is used as IDCR master clock,

Table 33-24. Unavailable Features when DREQx used as IDCR Master Clock

IDCR Master Clock	DPRAM Page	PowerQUICC II Features Not Available
DREQ1	8	MCC1, SMC1, and IDMA1 are unavailable.
DREQ2	9	MCC2, SMC2, and IDMA2
DREQ3	10	SPI and IDMA3
DREQ4	11	RISC Timers, Microcode Rev Num, Random Number Generator function and IDMA4

33.4.8.2.2 Programming the FCC Parameter Shadow

All of the user-defined or user-initialized FCC parameters of the FCC should be copied from the FCC parameter page to the shadow page. The following parameters are exceptions:

- RCELL_TMP_BASE of the shadow page must differ from RCELL_TMP_BASE of the FCC parameter page. This RCELL_TMP_BASE must point to a separate temporary cell storage area similar to that reserved on the FCC parameter page.
- Either:
 - (1) INTT_BASE of the shadow page must differ from the INTT_BASE of the FCC parameter page, and along with it separate interrupt parameters and queues.
 - OR (2) INTT_BASE of the shadow page and FCC parameter page may be the same and therefore share common structures, but (a) receive interrupts for the data channels associated with non-IMA links, data channels associated with non-IDCR IMA links, and ICP channels for group-unassigned IMA links must be directed to one dedicated interrupt queue, and (b) receive interrupts for the data channels of group-assigned IMA links using IDCR must be directed to another dedicated interrupt queue.
- COMM_INFO on the shadow page is unused. ATM commands issued will use the COMM_INFO fields on the FCC parameter page.
- INT_RCT_BASE and EXT_RCT_BASE should be the same for both the shadow page and the FCC parameter page. However, (a) received data from data channels associated with non-IMA links, received data from data channels associated with non-IDCR IMA links, and received ICP cells from group-unassigned IMA links, and (b) received data and ICP cells from group-assigned IMA links using IDCR must never target the same receive queues. This would not normally be done anyway; however, if it was done, it would result in erratic operation.

33.4.8.2.3 On-the-Fly Changes of FCC Parameters

In general, the FCC parameters should not require changes when the FCC is operating. In the event that on-the-fly changes of FCC parameters is performed, those changes should be made one-by-one first in the parameters of the shadow area, followed by the same change in the FCC parameter area.

33.4.8.3 IDCR_Init Command

The IDCR_Init command is a host command issued to the CPCPR (refer to [Section 14.4.1, “CP Command Register \(CPCR\)”](#)). This command selects and configures the IDMA request which will be used for the IDMA master clock. Any of the IDMA channels may be selected for this function.

The format of the command is as follows:

- SBC = [per the selected IDMA channel]
- OPCODE = 0x00
- PAGE = [per the selected IDMA channel]

33.4.8.4 IDCR Root Parameters

The following IDCR parameters are added to the IMA root table only when IDCR is used.

Table 33-25. IDCR IMA Root Parameters¹

Offset	Name	Width	Description
0x60	IDCR_BASE	Hword	IDCR table base. Offset of the IDCR table in DPRAM. Must be 8-byte aligned.
0x62	IDCRTICK	Hword	IDCR global tick counter. Initialize to zero.
0x64	IDCREN	Byte	IDCR enable array. Each bit (0-7) enables/disables the IDCR timer for the associated IMA group. Initialize to zero at FCC initialization. 0 The IDCR for the associated group is disabled. 1 The IDCR for the associated group is enabled.
0x65	IDCR_LAST	Byte	Group number of last enabled IDCR timer.
0x66	IDCR_SVC	Byte	IDCR timer currently being serviced. Microcode-managed parameter. Initialize to zero.

¹ **Boldfaced** entries indicate parameters that must be initialized by the user. All other parameters are managed by the microcode and should be initialized to zero unless otherwise stated.

33.4.8.5 IDCR Table Entry

A table entry of the format provided below must be provided for any IMA group for which IDCR recovery is performed. Table entries in the IDCR table are indexed by the group number of the associated group. The table entry must be initialized before the associated bit is set in IDCREN.

Table 33-26. IDCR Table Entry

Offset	Name	Width	Description
0x00	IDCRCNT	Hword	IDCR count. Holds the count of the IDCR timer for this IMA group. Decrement once for each IDCR master clock tick. Initialize to IDCRREQ.
0x02	IDCRCNTF	Hword	IDCR count fraction. Holds the fractional portion of the count of the IDCR timer for this IMA group. Initialize to IDCRREQF.

Table 33-26. IDCR Table Entry

Offset	Name	Width	Description
0x04	IDCRREQ	Hword	IDCR request rate. Program to $[\text{TRLR}/(\text{RNUMLINKS} \times 128)] \times (2048/2049)$.
0x06	IDCRREQF	Hword	IDCR request rate fraction. Holds the fractional portion of the IDCR request rate, represented as $(\text{IDCRREQF} / 65536)$.

33.4.8.6 IDCR Counter Algorithm

The IDCR count of each enabled IDCR timer is decremented each tick of the IDCR master clock. When the IDCRCNT reaches zero, a cell is processed for the associated IMA group, and IDCRCNT and IDCRCNTF are added with IDCRREQ and IDCRREQF, respectively. When IDCRCNTF overflows, the 'carry' is added to IDCRCNT, such that the average rate of IDCRCNT timeouts equals the integer-plus-fraction rate programmed into IDCRREQ and IDCRREQF.

For each tick of the IDCR master clock, the timer table is scanned from entry zero to the entry programmed in IDCR_LAST. For greatest efficiency, the groups which use IDCR-regulated reception should therefore be allocated the lowest group numbers, beginning from zero.

33.4.8.7 IDCR Events

For channels running on IMA links with IDCR mode enabled, events are reported and masked in the IDSR and IDMR registers associated with the IDCR master clock. Furthermore, these events are signalled via the associated IDMAx bit in the SIPNR_L register. The fields of the IDSR and IDMR registers are shown in [Figure 33-30](#)

Note that INTO1/GRLI and INTO0/GBPb occupy the same bits in the register. Events of either type will cause this bit to be set. It is therefore recommended that if the global buffer pool feature is used for channels running on IMA links in IDCR mode, then the user should not use interrupt queues 1 and 0 for receive or transmit events from these IMA links.




Figure 33-30. IDMA Event/Mask Registers in IDCR Mode (IDSR/IDMR)

[Table 33-27](#) describes the IDSR/IDMR bit fields.

Table 33-27. IDSR/IDMR Field Descriptions

Bits	Name	Description
0-3	GINTx	Global Interrupt. Set when an event is sent to the corresponding interrupt queue.
4-5	INTOx	Interrupt queue overflow. Set when an overflow condition occurs in the corresponding interrupt queue. This occurs when the CP attempts to overwrite a valid interrupt entry..

Table 33-27. IDSR/IDMR Field Descriptions (continued)

Bits	Name	Description
6	INTO1/ GRLI	INTO1: Interrupt queue overflow 1. See INTOx above. GRLI: Global red-line interrupt. GRLI is set when a free buffer pool's RLI flag is set. The RLI flag is also set in the free buffer pool's parameter table.
7	INTO0/ GBP B	INTO0: Interrupt queue overflow 1. See INTOx above. GBP B: Global buffer pool busy interrupt. GBP B is set when a free buffer pool's BUSY flag is set. The BUSY flag is also set in the free buffer pool's parameter table.

33.4.9 APC Programming for IMA

Dynamically adding and dropping links from a group changes the overall bandwidth of the group. The bandwidth of a particular ATM channel is programmed as a percentage of the overall bandwidth, up to 100% in the case of APC pace of 1. In the case of IMA, it is desirable to allow for the dynamic addition and deletion of links without changing the bandwidth of individual ATM channels, so that ATM traffic contracts will not be violated. To do this without requiring updates of the APC parameters of all of the ATM channels, the APC algorithm must be modified to consider the number of links in the group.

To accomplish this for channels which will be used with IMA groups, the APC parameters should be programmed to define the bandwidth of a channel as a percentage of one link of the IMA group. As such, the APC pace can be greater than 100%, in the case that a channel uses more bandwidth than a single link can provide. The APC pace will be scaled automatically by the IMA group transmit parameter TNUMLINKS. After scaling, if the pace required of the group is still greater than 100% of the group bandwidth, the channel will be rescheduled at 100% of the group bandwidth. Refer to the examples in [Table 33-28](#).

Table 33-28. Examples of APC Programming for IMA

Example	Description
1	[The simplest case.] For an IMA group consisting of one 2Mbps link, with one CBR channel consuming the full bandwidth of that link (i.e. 2Mbps), TNUMLINKS for the group should be programmed to 1 and the APC pace of the channel should be programmed to 1 (PCR=1, PCR_Fraction=0).
2	Another 2Mbps link is added to the IMA group in Example 1. The overall bandwidth of the group is now 4Mbps. However, TNUMLINKS is now 2, and therefore the programmed PCR will be scaled by 2. [Note that the scaling is done automatically internally; the PCR programmed into the channels transmit connection table entry is not modified.] A scaled PCR of 2 indicates that the channel uses 50% of the bandwidth of the group, or 2Mbps. Comparing to example 1 above, we see that the bandwidth of the channel has not changed, even though the bandwidth of the group has changed.
3	Consider an IMA group consisting of five 2Mbps links, over which a 6Mbps CBR channel is to be sent. 6Mbps is 300% of what a single 2Mbps link can provide, so its pace should be programmed as 1/3 (PCR=0, PCR_Fraction=85). Scaling the pace by TNUMLINKS results in 5/3 (PCR=1, PCR_Fraction=169), which indicates that the channel will use 60% of the bandwidth of the group, or 6Mbps.

Table 33-28. Examples of APC Programming for IMA

Example	Description
4	Assume that one link is dropped from the IMA group in Example 4. The overall bandwidth of the group is now 8Mbps, and TNUMLINKS becomes 4. Therefore, the pace for the 6Mbps CBR channel described above scales to 4/3 (PCR=1, PCR_Fraction=84), indicating that the channel will use 75% of the bandwidth of the group, which is still 6Mbps.
5	Assume that two links more are dropped from the IMA group in Example 4. The overall bandwidth of the group is now 4Mbps, and TNUMLINKS becomes 2. Therefore, the pace for the 6Mbps CBR channel described above scales to 2/3 (PCR=0, PCR_Fraction=170). This is less than 1, which is not possible to support, so it is rounded up to 1. The channel originally programmed for 6Mbps now consumes 100% of the 4Mbps IMA group.

Per the above explanation and examples, it is seen that TNUMLINKS is the only parameter which needs to be modified by software when a link is added or dropped from an IMA group. All other APC parameters need not be modified. [Note, however, that if links are dropped such that the total scheduled bandwidth of the ATM channels is greater than 100% of the IMA group bandwidth, this will result eventually in APC overruns, and should therefore be corrected and/or avoided.

NOTE

Software should ensure that the length of the APC scheduling table is increased if links are added to the IMA group. When incrementing the number of links in an IMA group, the user might exceed the length of the APC scheduling table; if this happens, the ATM channel is mapped outside of the APC scheduling table and the channel stops.

33.4.9.1 Programming for CBR, UBR, VBR, and UBR+

All APC parameters for CBR, UBR, VBR, and UBR+ channels which will be transmitted over IMA groups should be scaled by the intended steady-state value of TNUMLINKS. Their values should be divided by TNUMLINKS, as they will be scaled by TNUMLINKS when the pacing algorithms are performed. The parameters which must be scaled include: PCR, SCR, OOB, BT, MCR, and MDA.

33.4.9.2 Programming for ABR

ABR channels are a special case, in that they are not programmed as a percentage of the physical line rate as inferred from the period of requests from the PHY layer. Instead, the rate of an ABR channel is programmed as a percentage of an explicitly-provided parameter, the LINE_RATE_ABR, which is programmed in the APC parameter table for each APC. Therefore, when links are added or dropped from an IMA group which carries ABR traffic, the parameter LINE_RATE_ABR must also be scaled to reflect the change in bandwidth of the group. For example, if TNUMLINKS increases from three to four, then LINE_RATE_ABR must also be multiplied by 4/3.

33.4.10 Changing IMA Version

A new CPR command has been added to the IMA microcode to change the IMA version on-the-fly without software intervention. Use the following procedure:

1. Before issuing the command, the user should initialize the COMM_INFO fields in the parameter RAM as described in [Figure 33-31](#).
2. To issue this FCC command, refer to [Section 14.4, “Command Set.”](#) Use opcode 1110(0xE).




Figure 33-31. COMM_INFO Field

Table 33-29. COMM_INFO Field Descriptions

Offset	Bits	Name	Description
0x86	0–8	—	Reserved, should be cleared.
	9–11	ITG	IMA transmit group. Program to the IMA group number [0–7] multiplied by 16 bytes. For example, if the IMA group number = 3, program ITG to 0x30.
	12–15	—	Reserved, should be cleared.
0x88	0–15	Filler CRC	Filler cell CRC. Set to 0xC602 (for IMA version 1.0) or 0xD902 (for IMA version 1.1)
0x8A	0–13	—	Reserved, should be cleared.
	14–15	IV	IMA version 00 Reserved 01 IMA version 1.0 10 Reserved 11 IMA version 1.1

3. Wait for the CPR[FLG] to be cleared by the CPM before issuing a new CP command. Refer to [Section 14.4, “Command Set.”](#)

33.5 IMA Software Interface and Requirements

33.5.1 Software Model

The IMA microcode facilitates the implementation of the lower levels of an IMA system. Host software (from here on, “host software” is code running on the G2 core) is responsible for initializing PowerQUICC II IMA data structures, establishing and tearing down connections, handling of alarms, keeping statistics, and controlling protocol state machines. The IMA microcode interfaces to the software-implemented (Layer Management and Plane Management) functions by providing received ICP cells and by interrupts. The software-implemented functions control the microcode and the system via the IMA root, group, and link parameters and by providing an ICP cell template to the microcode for ICP cell transmission.




Figure 33-32. IMA Microcode/Software Interaction

33.5.2 Initialization Procedure

1. Program FCC registers/parameters for ATM operation with UTOPIA multi-PHY (excluding APC parameters for IMA PHYs).
2. Program IMA FCC and root parameters.
3. Enable FCC via GFMRx[ENR,ENT].

Aside from IMA state machine control and IMA-specific error events, subsequent interaction with the ATM channels is the same as for non-IMA operation (e.g. host commands, RCT/TCT parameters, buffer descriptors, interrupts).

33.5.3 Software Responsibilities

The following functions are the responsibility of the host software which must complement the IMA microcode in order to provide a complete IMA solution.

33.5.3.1 System Definition

- Definition of P(Rx) and P(Tx)—software variables which are used to determine “sufficient links”

33.5.3.2 General Operation

- React to received ICP cells. ICP cells are only received when their SCCI field changes, except the first received ICP cell
- Report any NE and FE timing mode mismatches (ITC vs. CTC) to the Unit Management

33.5.3.3 Receive Link State Machine Control

- Set up unassigned links, awaiting ICP cells
 - Define either as standard multi-PHY or as unassigned IMA link
 - Set up receive channel for ICP OAM cells for this link only
- Create and initialize delay compensation buffer
- Respond to received ICP cells. Extract and validate link/group parameters
 - IMA ID
 - Link ID
 - Link ICP offset
 - IMA frame size (M)
- After establishment of group, change receive channel for ICP OAM cells such that all links in the group point to the same channel
- Control link operation (via ILRCTNL[RXSC]) in coordination with link and group states

33.5.3.4 Receive Group State Machine Control

- Coordinate receive links, using received ICP cells to identify a proposed group
- Establish and validate group parameters in conjunction with the received link states and parameters
 - IMA version
 - IMA ID
 - Group order table
- Enable delay synchronization for the group, and react to its completion
- Control group operation (via IGRCNTL[RXSC]) in coordination with group state
- Signal receive group state via ICP cells of corresponding transmit group

33.5.3.5 Transmit Link State Machine Control

- Define the IMA link
 - Define link parameters (e.g. IMA ID, Link ID, IMA frame size (M)) in coordination with IMA group definition
 - Assign ICP offset
 - Create and initialize transmit queue
- Control link operation (via ILTCNTL[TXSC]) in coordination with link and group states

33.5.3.6 Transmit Group State Machine Control

- Define the IMA group(s)
 - Assign IMA ID
 - Assign Link IDs and the transmit group order table
 - Assign TRL
 - Assign IMA frame size (M)
 - Signal group parameters via ICP cells
 - Define ATM pace controller (APC) parameters for this transmit group
- Signal transmit group state via ICP cells
- Negotiate transmit group parameters with the far end
- Check status of links in group to make ‘Sufficient Links’ determination
- Control group operation (via IGTCNTL[TXSC]) in coordination with group state
- Coordinate link state transitions with group state transitions during group startup and link addition

33.5.3.7 Group Symmetry Control

All types of group symmetry (operation and configuration) are supportable. This is facilitated by the ability to independently enable/disable links (via RXPHYEN and TXPHYEN) and to control link and group states (via independent link and group transmit and receive parameters).

33.5.3.8 ICP End-to-End Channel Transmission

- Can send information on end-to-end channel by updating field in Tx ICP.
- No Rx support is provided for end-to-end channel.

33.5.3.9 Link Addition and Slow Recovery (LASR) Procedure

Coordinate addition of links for both receive and transmit, including the following:

- Establishing their parameters
- Checking for defects
- On-the-fly insertion into data structures

33.5.3.10 Failure Alarms

- React to errors signalled in received ICP cells
- React to physical layer errors
- Monitor persistence of errors to determine alarm condition.
- Report receive defects within 2M cells of entering defect state
- Signal upper-layer software

33.5.3.11 Test Pattern Control

- Initiate transmit test patterns in the group's transmit ICP cells (via TXTC and TXTP), and monitor response in the receive ICP cells of the associated receive group
- Respond to test patterns by:
 - Recognizing test pattern activity in the received ICP cells
 - Locating the Tx Test Pattern field in the ICP cell of the test link. (Because the SCCI field changes as part of the test pattern generation by the far end, the cell will necessarily be among the received ICP cells. Locate the latest ICP cell with a LID matching the Tx LID of the test link).
 - Signalling back via the transmit ICP cells of the associated transmit group, by modifying the transmit ICP cell template appropriately

33.5.3.12 Performance Parameter Measurement and Reporting

- Establish timers to correlate errors with time intervals (e.g. to determine severely errored seconds (SES) or unusable seconds (UUS))
- Maintain statistics
- Enable/disable receive and transmit event counters according to severely errored seconds (SES) condition via ILRCNTL[SES] and ILTCNTL[SES]

33.5.3.13 SNMP MIBs

Control interface and statistics information should be provided per the SNMP MIB definition for IMA.

33.5.4 IMA Software Procedures

The following procedures must be followed in order to assure the synchronization of changes between the link state machines and the group state machine. Issues to be considered are order of changes to the ICP cell and pointer, group order structure and pointer, IMA PHY assignment structure, and group/link Tx control fields.

33.5.4.1 Transmit ICP Cell Signalling

1. Copy the transmit ICP cell template currently in use (as indicated by TICPPTR) to the ICP cell template area not in use.
2. In the new template, change the ICP cell template fields as appropriate.
3. Verify that the IGTCNTL[ICPC] equals IGTSTATE[ICPCA]. If not, wait until it does.
4. Change TICPPTR to point to the “changed/altered” (see step 1) ICP cell template.
5. Toggle IGTCNTL[ICPC].

33.5.4.2 Receive Link Start-up Procedure

Before “activation” of links and group can take place, ICP cells must be received and processed by the management software. Software must configure all IMA links to “group unassigned” mode. Reception

of ICP cells requires that the corresponding PHYs (i.e., links) have been enabled and the corresponding connection table entry/entries initialized (see RXPHYEN, IMAPHYEN, and RICPH). In “group unassigned” mode, the first received ICP cell will always be reported to the corresponding channel’s buffer (RICPCH) and subsequently every time there is a change in the SCCI (Status and Control Change Indication) field of the ICP cell.

- Set ILRCNTL[GA] to 0 (zero).

Setting GA to zero (group unassigned) allows only ICP cells to be processed, all other cells are dropped. The management software will analyze the ICP cells and program the corresponding IMA Link Receive Table parameters:

- IMA Link ID (ILID)
- Link ICP offset (LICPOS)
- Select link as the Timing Reference Link (only one link can be TRL). ILRCNTL[TRL] = 1.
- Assign the link to a group. ILRCNTL[IGNUM] = x.
- Verify size of frame (M) is the expected value.

The software must have built in knowledge of the mapping between physical links and their corresponding channel number (e.g., PHY 0 uses channel 2 (RICPH = 2)). Once a group has been established, the user can have all links in a group report changed ICP cells to a single channel (either by changing RICPCH for all the links to be the same or by clearing the MON_ICP bit):

- ILRCNTL[MON_ICP] = 0. Note, at least 1 link in the group must have this bit set.

33.5.4.3 Group Start-up Procedure

The IMA Frame Synchronization Mechanism (IFSM) is initiated when a link is switched to “group assigned.” However, before that happens, management software must have programmed the group parameters based upon the received/negotiated values in ICP cells:

- IMA ID (RIMCID)
- IMA Version (IMAVR)
- IMA Frame Size (RM)

There are other parameters that don’t depend on ICP information for programmability. Therefore, it is the assumption that they have been initialized prior to the start of the IFSM. Start the IFSM by setting each link in the group to “Group Assigned”:

- Set ILRCNTL[GA] to 1 (one).

Management software must now wait until each link in the group has achieved IMA frame synchronization. For each link in the group that was “group assigned” an IFSW (IMA Frame Synchronization Working) event is generated. See section “IMA Exceptions.”

Having achieved frame synchronization, software can now enable the Group Delay Synchronization (GDS) mechanism (i.e., finding link with shortest delay and buffering accordingly via DCB).

- Configure group order table with the ascending link order (round robin distribution) to be used when reconstructing the ATM stream.
- Set the corresponding PHY bit in REF_LINK.

- Set IGRSTATE[GDSS] to 1 (one) to enable GDS.

Once group delay synchronization is achieved, a “GDS” exception is generated. At this point, ATM stream reconstruction can take place. In order for stream reconstruction to be performed by the PowerQUICC II, the user must switch all links and corresponding group (both directions) to “active” mode (i.e., capable of receiving data cells). Set RX to “active” first, to avoid having the transmitter generate a data stream when the opposite end is not ready:

- Set ILRCNTL[RXSC] to 1 (one) to enable reception of data cells at the link level.
- Set IGRCNTL[RXSC] to 1 (one) to enable reception of data cells at the group level.
- Set ILTCNTL[TXSC] to 1 (one) to enable transmission of data cells at the link level.
- Set IGTCNTL[TXSC] to 1 (one) to enable reception of data cells at the group level.

33.5.4.3.1 As Initiator (TX)

Most of the actions required when a system initiates the establishment of a group with X links involves the exchange of ICP cells between the Near End (Initiator) and the Far End (Responder). In any case, both ends must start with a group of X potential links configured to “filler mode”. One and only one of the links in the group must be designated as TRL.

- Set ILTCNTL[TXSC] to 0 (zero)—link is in filler mode.
- Set IGTCNTL[TXSC] to 0 (zero)—group is in filler mode.

The actions at both ends mirror each other. That is, the Near End will initiate the establishment of a group with X links by sending ICP cells to the FE and vice versa. The normal ICP state changes, driven by the state machine software, are (on a per-link basis):

1. Not In Group
2. Unusable
3. Usable
4. Active

Refer to section “Transmit ICP Cell Signalling” for details on how to modify and transmit an updated ICP cell.

It is the responsibility of the GSM/LSM (Group/Link State Machine software) to initialize the IMA ID (i.e. group ID) in the ICP cell template and link ID in the corresponding TX IMA Link Transmit Table Entry (ILTTE):

- Set ILTTE[ILID] = corresponding Link ID.
- Set IMA ID accordingly in the ICP Cell Template.

As an initiator, the NE (“end” is relative) must have established a group with X links provisioned.




Figure 33-33. Near-End versus Far-End

33.5.4.3.2 As Responder (RX)

The IMA GSM/LSM software will receive ICP cells in the ICP buffer conveying the state of the FE's group and links. Once it has determined that the required minimum number of links are available, it can proceed to enable the "group delay synchronization (GDS)" mechanism in which the all links in the corresponding group are analyzed to find the one with the shortest propagation delay. The amount of delay tolerated is programmable and is programmed via the setting of the beginning and ending addresses (size) of the delay compensation buffers (DCB). Note that the size of all DCBs must be the same and must be initialized before the GDS mechanism is activated. Activate GDS:

- Set IGRSTATE[GDSS] to 1 (one) to enable GDS. Once GDS is enabled, the user must not alter GDSS.

Once group delay synchronization is achieved, a "GDS" exception is generated. At this point, ATM stream reconstruction can take place. In order for ATM stream reconstruction to be performed by the PowerQUICC II, the user must switch all links in the group to "active" mode (i.e., capable of receiving data cells), as specified earlier in this section. The initialization of the ATM TX and RX data structures required to generate and receive the ATM stream is out of the scope of this document, however, it is documented in [Chapter 30, "ATM Controller and AAL0, AAL1, and AAL5."](#)

33.5.4.4 Link Addition Procedure

Adding a link to an existing group requires changes to both the group and link table entries. Aside from the normal exchange of ICP cells by the state machines at the FE and NE, the following steps should be followed. In general, a new link entry is appended to the existing list of link table entries and the required parameters initialized. This has no impact until the corresponding link is enabled via the PHYEN fields in the IMA root table.

33.5.4.4.1 Rx Steps

1. Reset all RX parameters in the new link table entry to zero.

2. Assign corresponding group number for the new link: $ILRCNTL[IGNUM] = x$.
3. Assign channel number for ICP cell reception: $RICPCH = x$.
4. Enable desired interrupts: $IRINTMSK = x$
5. Allow for the reception of ICP cells during the IFSM stage: $ILRCNTL[MON_ICP] = 1$.
6. Indicate that this link has not yet been assigned to a group: $ILRCNTL[GA] = 0$.
7. Configure this link/PHY as an IMA link in the IMA Root Table by setting the corresponding bit in $IMAPHY$. See [Table 33-3](#).
8. Enable the corresponding link/PHY in the IMA Root Table by setting the corresponding bit in $RXPHYEN$. See [Table 33-3](#).
9. Software receives and accepts ICP cell values (e.g. M, LID, etc.).
10. Program expected LID: $ILID = x$
11. Program the expected ICP offset: $LICPOS = x$
12. Initialize the DCB pointers accordingly: $DCBEP, DCBSP, DCBFP$. Note, it is recommended that the DCB be initialized to zero.
13. Configure link to “Loss of IMA Frame” state: $ILRSTATE[FSES] = 2$.
14. Start the IMA Frame Synchronization Mechanism (IFSM) by assigning this link to the group: $ILRCNTL[GA] = 1$.
15. Software must now wait for the IFSW (IMA Frame Synchronization Working) event/exception.
16. Now that we have a “frame” synchronized link, we can proceed to allow the link to be “delay” synchronized. Indicate that this is a new link (GDS/reconstruction function) by inverting the current “add-new” bit value: $ILRCNTL[ADD_NEW] = x$.
17. Formulate new group order table with the new link included (see [Section 33.4.4.2.4, “Receive Group Order Tables”](#)).
18. Use the new group order table by inverting the current GOTP value: $IGRCNTL[GOTP] = x$.
19. The “Stall Threshold” needs to be recalculated. This parameter defines the acceptable tolerance to an emptied DCB condition (stalled link, see LS exception). The recommended new value is: $STALL_THR = 2 \times RNUMLINKS \times (3 + RX_FIFO)$. See [Section 33.4.4.2, “IMA Group Receive Table Entry”](#): $IGRTE[STALL_THR] = x$.
20. Start the delay compensation process for this link (in IMA Root Table) by setting the corresponding bit in REF_LINK . See [Table 33-3](#).
21. Software must now wait for the link delay synchronization process to complete. A LDS (Link Delay Synchronized) exception will be generated by the PowerQUICC II as soon as this happens.
22. It is now safe for the link to receive data, set link to “active” mode: $ILRCNTL[RXSC] = 1$.

33.5.4.4.2 TX Parameters

1. Reset all TX parameters in the new link table entry to zero.
2. Assign corresponding group number for the new link: $ILTCNTL[IGNUM] = x$.
3. Enable desired interrupts: $ITINTMSK = x$.
4. Software formats content of ICP template accordingly (see section “Transmit ICP Cell Signalling”).

5. Program the Link's ID (LID) in the IMA Link Transmit Table Entry (ILTTE): $ILID = x$.
6. Program the ICP offset (ILTTE): $LICPOS = x$.
7. Initialize the Transmit Queue pointers accordingly: ITQSP, ITQEP, ITQFP, and ITQXP.
8. Construct the new TX Group Order Table (includes the added/new link).
9. Point to new TX Group Order Table in the corresponding IMA Group Transmit Table Entry (IGTTE): $TGRPORDER = \text{New Table Offset}$.
10. Configure this link/PHY as an IMA link in the IMA Root Table by setting the corresponding bit in $IMAPHY$. See [Table 33-3](#).
11. Enable the corresponding link/PHY in the IMA Root Table by setting the corresponding bit in $TXPHYEN$. See [Table 33-3](#).
12. Software must now wait for the corresponding FE link to go to "active" state (See [Section 33.4.4.1.4, "ICP Cell Templates."](#)). At this point, the link can be configured to "active mode", capable of sending data cells. Prior to this point, only filler and ICP cells were transmitted. $ILTCNTL[TXSC] = 1$.
13. Increment the number of links currently in the group (IGTTE): $TNUMLINKS += 1$.

33.5.4.5 Link Removal Procedure

Removing a link from an existing group requires changes to both the group and link table entries. Aside from the normal exchange of ICP cells by the state machines at the FE and NE, the following steps should be followed. In general, a link entry is removed from the existing list of link table entries and the required parameters initialized. Note that if only one link is used in a group the software must monitor the TC layer in order to detect that this link has stalled.

33.5.4.5.1 Rx Steps

1. Formulate new group order table with the "dropped" link excluded (see [Section 33.4.4.2.4, "Receive Group Order Tables"](#)).
2. The "Stall Threshold" needs to be recalculated. This parameter defines the acceptable tolerance to an emptied DCB condition (stalled link; see LS exception). The recommended new value is: $STALL_THR = 2 \times RNUMLINKS \times (3 + RX_FIFO)$. See section "IMA Group Receive Table Entry": $IGRTE[STALL_THR] = x$.
3. Inhibit storing of cells in DCB for "dropped" link (in IMA Root Table): $REF_LINK \&= \sim x$ (i.e., clear the corresponding link bit in the REF_LINK entry).
4. Indicate that the link should be dropped: $ILRCNTL[RXSC] = 2$.
5. Software should wait (poll) for the PowerQUICC II to remove the link from the DCB routine. The corresponding bit in the group table's $LINK_DCB$ entry will be cleared by the PowerQUICC II (IMA) (this means no more cells are being stored in the DCB), e.g.,: $\text{while} (LINK_DCB != REF_LINK)$.
6. Use the new group order table by inverting the current GOTP value: $IGRCNTL[GOTP] = x$.
7. Indicate that this link is no longer assigned to a group: $ILRCNTL[GA] = 0$.

8. Inhibit reception of cells over dropped link in the IMA Root Table: $RXPHYEN \&= \sim x$ (i.e., clear the corresponding link bit in the RXPHYEN entry). Note, you must reenale (set to 1) the corresponding bit at a later point if you wish to use this link as a non-IMA link.
9. Software should wait (poll) for the PowerQUICC II to be using the new group order table. This simply ensures that it is safe to modify/re-use the dropped link parameters (i.e., the PowerQUICC II is no longer using the dropped link's data structures). Do this by making sure the group order pointer points to the new group order table (at this point, no more cells are extracted out of the dropped link's DCB), e.g.: `while (dcblink != new_pointer). DCBLINK` is an entry in the IGRTE.
10. Indicate that this link is no longer an IMA Link in the IMA Root Table: $IMAPHY \&= \sim x$ (clear the bit). Note, in a symmetrical operation, this step should be the last one performed (after both RX and TX have been disabled). Setting this bit prematurely will halt transmission/reception on the corresponding link.

33.5.4.5.2 TX Parameters

1. Formulate new group order table with the “dropped” link excluded (see [Section 33.4.4.1.3, “Transmit Group Order Table”](#)).
2. Point to new TX Group Order Table in the corresponding IMA Group Transmit Table Entry (IGTTE): $TGRPORDER = \text{New Table Offset}$.
3. Decrement the number of links in the group (IGTTE): $TNUMLINKS -= 1$.
4. Inhibit transmission of cells over dropped link in the IMA Root Table: $TXPHYEN \&= \sim x$ (i.e., clear the corresponding link bit in the TXPHYEN entry). Note, you must reenale (set to 1) the corresponding bit at a later point if you wish to use this link as a non-IMA link.
5. Indicate that this link is no longer an IMA Link in the IMA Root Table: $IMAPHY \&= \sim x$ (clear the bit). Note, in symmetrical operation, this step should be the last one performed (after both RX and TX have been disabled). Setting this bit prematurely will halt transmission/reception on the corresponding link.

33.5.4.6 Link Receive Deactivation Procedure

The following procedure assumes that the link was part of the IMA group during the group delay synchronization procedure and that an IFSW (IMA Frame Synchronization Working) event has already been received for the link.

1. Formulate new group order table with the “dropped” link excluded (see [Section 33.4.4.2.4, “Receive Group Order Tables”](#)).
2. Decrement RNUMLINKS in the group receive table
3. The “Stall Threshold” needs to be recalculated. This parameter defines the acceptable tolerance to an emptied DCB condition (stalled link, see LS exception). The recommended new value is: $STALL_THR = 2 \times RNUMLINKS \times (3 + RX_FIFO)$. See [Section 33.4.4.2, “IMA Group Receive Table Entry”](#): $IGRTE[STALL_THR] = x$.
4. Inhibit storing of cells in DCB for “dropped” link (in IMA Root Table): $REF_LINK \&= \sim x$ (i.e., clear the corresponding link bit in the REF_LINK entry).

5. Indicate that the link should be dropped: $ILRCNTL[RXSC] = 2$.
6. Software should wait (poll) for the PowerQUICC II to remove the link from the DCB routine. The corresponding bit in the group table's LINK_DCB entry will be cleared by the PowerQUICC II (IMA) (this means no more cells are being stored in the DCB), e.g.,: `while (LINK_DCB != REF_LINK)`.
7. Use the new group order table by inverting the current GOTP value: $IGRCNTL[GOTP] = x$.
8. Set the link to filler mode $ILRCNTL[RXSC] = 0$
9. Initialize the DCB pointers accordingly: $DCBSP=DCBFP, DCBRP=Null$.
10. Initialize link DCB in external memory to zero.

33.5.4.7 Link Receive Reactivation Procedure

The following procedure assumes that the link was part of the IMA group during the group delay synchronization procedure and that an IFSW(IMA Frame Synchronization Working) event has already been received for the link.

1. Indicate that this is a new link (GDS/reconstruction function) by inverting the current “add_new” bit value: $ILRCNTL[ADD_NEW] = x$.
2. Formulate new group order table with the new link included (see [Section 33.4.4.2.4, “Receive Group Order Tables”](#)).
3. Use the new group order table by inverting the current GOTP value: $IGRCNTL[GOTP] = x$.
4. Increment RNUMLINKS in the group receive table.
5. The “Stall Threshold” needs to be recalculated. This parameter defines the acceptable tolerance to an emptied DCB condition (stalled link, see LS exception). The recommended new value is: $STALL_THR = 2 \times RNUMLINKS \times (3 + RX_FIFO)$. See [Section 33.4.4.2, “IMA Group Receive Table Entry”](#): $IGRTE[STALL_THR] = x$.
6. Start the delay compensation process for this link (in IMA Root Table) by setting the corresponding bit in REF_LINK. See [Table 33-3](#).
7. Software must now wait for the link delay synchronization process to complete. A LDS (Link Delay Synchronized) exception will be generated by the PowerQUICC II as soon as this happens.
8. It is now safe for the link to receive data, set link to “active” mode: $ILRCNTL[RXSC] = 01$.

33.5.4.8 TRL On-the-Fly Change Procedure

Timing Reference Link (TRL) requests (CLAV) drive the distribution of cells to the corresponding link transmit queues. To change the TRL, do the following:

1. Clear TRL bit for the existing TRL: $ILTCNTL[TRL] = 0$.
2. Set TRL bit for the new TRL: $ILTCNTL[TRL] = 1$.

Only one link must be selected as “TRL” in a group.

Note, when operating in IDCR mode (RX only), the timer value programmed was based on the TRL Rate (TRLR) acquired when the group was brought up. It is necessary to restart the entire group if the RX TRL is changed and a new TRLR (see [Section 33.4.4.2, “IMA Group Receive Table Entry”](#)) is expected.

33.5.4.9 Transmit Event Response Procedures

The following TX events may take place when operating in IMA mode. It is recommended that all events be handled via an “exception/interrupt service routine” (ISR) as the response time inherent with interrupt driven events should diminish the negative impact/propagation of such events:

1. TQU (Transmit Queue Underrun)—Indicates that a transmit queue was emptied. This implies that the offending link (PHY) is requesting cells at a faster rate relative to the TRL. If the TRL is out of spec, then you will see multiple links reporting TQUs (because all links in the group will be faster relative to the TRL). The offending link should be removed (see [Section 33.5.4.5, “Link Removal Procedure”](#)), check the following: PHY, TX Queue depth (start and end pointers should not be the same), TNUMLINKS is equal (not less or greater) than the number of active links.
2. TQO (Transmit Queue Overflow)—Indicates that a transmit queue was not ready to receive a cell (full). This implies that the offending link (PHY) is requesting cells at a slower rate relative to the TRL. If the TRL is out of spec, then you will see multiple links reporting TQOs (because all links in the group will be slower relative to the TRL). The offending link should be removed (see [Section 33.5.4.5, “Link Removal Procedure”](#)), check the following: PHY, TX Queue depth (depth should be the same as other queues), TNUMLINKS is equal (not less or greater) than the number of active links.

33.5.4.10 Receive Event Response Procedures

The following RX events may take place when operating in IMA mode. It is recommended that all events be handled via an “exception/interrupt service routine” (ISR) as the response time inherent with interrupt driven events should diminish the negative impact/propagation of such events:

1. LS (Link Stalled)—The link’s DCB has emptied, either because the PHY is no longer functioning or it is relatively slower than the other links. The offending link should be removed (see [Section 33.5.4.5, “Link Removal Procedure”](#)). Make sure the DCB start and end pointers are not the same. If only one link is used in a group the software must monitor the TC layer to detect that this link has stalled. No LS event is reported in the IMA interrupt queue. To re-start an IMA group properly after link(s) have recovered, the user must reset all the microcode-managed parameters in the IMA receive group to zero.
2. DCBO (DCB Overflow)—Indicates that the Delay Compensation Buffer has no more space. The source of the problem can be varied: 1) the offending PHY is sending at a faster rate (out of spec.), 2) the propagation delay of one of the other links in the group is greater than anticipated (need to make DCB larger) or, 3) the size of the offending link was programmed incorrectly, i.e., smaller (the size of all DCBs in the group should be the same). The offending link should be removed (see [Section 33.5.4.5, “Link Removal Procedure”](#)). This exception corresponds to the LODS (Link Out of Delay Synchronization Defect) and should be reported to the FE (via the ICP cell, RxDefect = LODS) of the problem. The PowerQUICC II will continue to report this exception if the condition persists (unless the event is masked).
3. LDS (Link Delay Synchronized)—Indicates that the new/added link (to an existing group) has achieved synchronization (link delay). The link is capable of receiving data at this point, (see [Section 33.5.4.4, “Link Addition Procedure”](#)).

4. GDS (Group Delay Synchronized)—Group delay synchronized achieved or group delay synchronized not achieved. In some cases, it is not possible for the GDS to complete. GDS can not complete if a link experiences problems during the GDS process - for example losing SYNC state for the IFSM. If this occurs, it is not possible to determine the links true differential delay with respect to other member links of the group. In order to determine if the GDS process completed successfully, the ucode will set IGRSTATE[GDSS] to either of the following values after the GDS interrupt has been generated:

- IGRSTATE[GDSS] = 00 - GDS process failed, a link lost IFSM SYNC during GDS process
- IGRSTATE[GDSS] = 11 - GDS process completed

Software can then read IGRSTATE[GDSS] and use this status information before deciding whether to change the links to the active state or to try and resynchronize again at the group level. In addition to the above status information, the ILRSTATE[ADD_NEW_M] bit of the link that caused the failure of the GDS process will be flipped such that it is logically inverted with respect to the ILRCNTL[ADD_NEW] bit. It is recommended however, that software, after GDS failure and when restarting the GDS process, changes all of the links in the group to the group unassigned state and then update the link and group parameters to their default values before starting the GDS process again. Note that a link losing SYNC during the GDS process can cause DCBO interrupt for other links in the group. If this situation occurs, the GDS process should be restarted as described above.

5. IFSD (Link (IMA) Frame Synchronization Defect)—Indicates that the link has lost synchronization (e.g., unexpected IFSN value for a number (GAMMA + 2) of consecutive frames). If this condition persists, the link should be removed. The threshold that would trigger the removal of the link is system specific. The IFSD event corresponds to the “Loss of IMA Frame” (LIF) state and the software should react to this by informing the FE (via the ICP cell, RxDefect = LIF) of the problem. If the condition persists, IFSD events will continue to be generated every GAMMA+2 frames. The PowerQUICC II maintains counters (if enabled) to track the overall “quality” of a particular link: see OIF (Out of IMA Frame) and ICPVIOL (ICP Violation) in [Section 33.4.5.3, “IMA Link Receive Statistics Table.”](#) If the link returns to working state, the PowerQUICC II will automatically perform Link Delay Synchronization and generate an LDS event upon achieving synchronization. The software can use one of the PowerQUICC II timers as a time stamp when handling IFSD events and check if the “persistence” time threshold has been crossed when subsequent events take place. The LIF state time stamp should be reset when the IFSW event is reported.
6. IFSW (Link (IMA) Frame Synchronization Working)—Indicates that the link is has achieved frame synchronization. This event is reported when a link has been assigned to a group (start-up or link addition) or it was previously assigned and working, but had a defect (see IFSD event). If going from defect to working, the software should update the RxDefect field of the ICP. Again, a time stamp (timer) can be used to measure the “persistence” time.
7. DSL (DCB Synchronisation Lost)—Indicates that a link in a group with IGRSTATE[GDSS] = 11 loses synchronization and enters the HUNT state at the IFSM. When this interrupt occurs, the link should be removed by software, and the CPM will no longer perform the automatic LASR procedure. Note that when the interrupt is generated, the ILRSTATE[DL] bit is set, and the software should clear the IMA group and link receive state information as described above for the GDS interrupt.

33.5.4.11 Test Pattern Procedure

Test patterns are used to verify “connectivity” of a link in a particular group. The NE will request, via an ICP cell, that a test pattern be looped back to the FE over all links currently in the group. For this test, the FE will look only at ICP cells received over the link being tested (LID = x) and upon receiving an ICP cell “echo” the pattern back to the NE over all the links in the group. The major task of initiating and verifying the pattern on all the links in the group falls on the software. The PowerQUICC II will simply transmit and receive the modified/changed ICP cells. If the software detects that the pattern was “echoed” by the FE, then connectivity is verified.

33.5.4.11.1 As Initiator (NE)

Alter the (unused) ICP cell template to the “Test Link” command to the FE:

1. Tx Test Control = Set to “Active” and select LID (link) to be tested.
2. Tx Pattern = X (0-255).
3. Increment SCCI.
4. Make this the active ICP template (see [Section 33.5.4.1, “Transmit ICP Cell Signalling”](#)).
5. Repeat steps 1-4 until expected pattern is received in any of the incoming ICP cells (alternate ICP templates must be used).

After sending the request to perform the test (pattern) to the FE, the NE software must wait for the TX test pattern to be echoed back/received in the RX Pattern field of the ICP cell (any of the active links in the group can be monitored for the RX Pattern). After verifying connectivity, the test can be de-activated (set Tx Test Control = “Inactive” and repeat steps 3 and 4 above).

33.5.4.11.2 As Responder (FE)

When the FE receives a request to perform the “pattern” test on any of the active links, it must monitor the selected link (see Tx LID of Tx Test Control) for reception of an ICP cell. Upon receiving an ICP cell (remember, the other end is incrementing the SCCI field), the software should copy the Tx Pattern to the Rx Pattern field of the ICP Cell and transmit the ICP cell. Alter the ICP cell:

1. Rx Pattern = Tx Pattern (of received ICP Cell).
2. Increment SCCI
3. Make this the active ICP template (see [Section 33.5.4.1, “Transmit ICP Cell Signalling”](#)).
4. Repeat steps 1-3 until the test is inactive.

There are two ways to monitor the link under test. The first method is to simply look for the expected LID in the received ICP cells (ICP cell buffer). For this to happen, all links in the group must have MON_ICP bit set:

1. Monitor link for changes in SCCI: ILRCNTL[MON_ICP] = 1.

Now, since changed ICP cells are passed to the ICP buffer only when the SCCI field changes, then it may take some time for the link under test to pass on an ICP cell. Again, ICP cells will be passed on to the buffer

for the first link encountered in which a change (SCCI) is detected, it may or may not be the link under test. An alternate method is to monitor only the link under test:

1. Don't Monitor link for changes in SCCI for all links except link under test: ILRCNTL[MON_ICP] = 0 (alter the corresponding Link Table Entries).
2. Monitor link under test for changes in SCCI: ILRCNTL[MON_ICP] = 1.

This will allow only changed ICP cells for the link under test to be passed on to the ICP Cell buffer.

33.5.4.12 IDCR Operation

The ATM stream reconstruction (RX) can be driven alternatively by another clock source (as opposed to triggered by the arrival of cells/CLAV). The reconstruction rate (IMA Data Cell Rate (IDCR)) clock can be generated by an external clock or by one of the PowerQUICC II's baud rate generators (BRGs). Note that the designated Rx TRL is used to record the TRLR (TRL Rate) and this is only captured once, when a group's GDS process is initialized. After, GDS is completed, the TRLR cannot be updated (unless the group is re-initialized).

33.5.4.12.1 IDCR Start-up

There are some basic initialization steps that must be performed before any of the groups are activated and make use of IDCR stream reconstruction. These steps should only be performed once:

1. Configure the base offset of the IDCR Table in the IMA Root table: IMAROOT[IDCR_BASE] = x.
2. Reset (to zero) the IDCR tick counter: IMAROOT[IDCRTICK] = 0.
3. Reset (to zero) the IDCR in Service field: IMAROOT[IDCR_SVC] = 0.
4. Reset (to zero) the IDCR_EN field: IMAROOT[IDCREN] = 0. Subsequently, any groups operating in IDCR mode will require that this field be updated (ORed) to enable IDCR mode (e.g. set bit for the corresponding group).
5. Since we have no active groups, configure IMAROOT[IDCR_LAST] to zero. As additional groups are created/added, this field must also be modified accordingly with the group number (groups are numbered 0-7).
6. Copy existing ATM parameter RAM contents to shadow RAM parameter space. For example, if DREQ1 is used then page 8 (parameter RAM offset 0x8700) must be used as the shadow RAM. If DREQ2 is used, then page 9 must be used, and so on. Note that the corresponding functionality previously available and mapped to that page (e.g., MCC1, MCC2, etc.) will no longer be available.
7. The shadow RAM must use a different address for the RCELL_TMP_BASE. Program a different address (different than existing value being used) in RCELL_TMP_BASE. See [Section 33.4.8.2.2, "Programming the FCC Parameter Shadow."](#)
8. Program PIO registers: Indicate which pin is being used as the IDCR input (i.e., DREQx). The port and pin selection is configurable and is driven by what other resources are being used on the PowerQUICC II (e.g., Port C can be used of DREQ1 or DREQ2).

9. Program to appropriate rate and enable timer if using a BRG (refer to [Chapter 17, “Baud-Rate Generators \(BRGs\)”](#)): TMR_x, TRR_x, and TGCR_x. Note: This is only required if the IDCR clock is supplied by the PowerQUICC II. If an external source is used, this step can be skipped. An external connection (physical) is required between the output of the BRG (TOUT_x) and DREQ_x (see step 7 above).
10. Enable IDMA_x interrupts (refer to [Section 19.8.4, “IDMA Event Register \(IDSR\) and Mask Register \(IDMR\)”](#)).
11. Clear IDCR table entries (reset to zero).
12. Issue the IDCR Initialization command (see [Section 33.4.8.3, “IDCR_Init Command”](#)). After this point, the IDCR mechanism can be used.

33.5.4.12.2 Activating a Group in IDCR Mode

The following steps are required when activating a group in IDCR mode.

1. Configure the corresponding group to operate in IDCR mode: $IGRCNTL[IDCR] = 1$.
2. Indicate which is the last group that has IDCR enabled. Groups are numbered 0-7. As additional groups are created/added or removed, this field must also be modified accordingly with the group number of the last group (in the order of 0-7) that has IDCR enabled. For example, let's say groups 0 and 1 are active and group 2 is being added. Then $IMAROOT[IDCR_LAST] = 2$.
3. After GDS has been achieved, the software can now read the captured TRLR value (see $IGRTE[TRLR]$). At this point, the group's corresponding IDCR Table Entry can be programmed. IDCRCNT and IDCRREQ are both initialized to the integer part of: $((TRLR/(num_links \times 128)) \times (2048/2049))$. IDCRCNTF and IDCRREQF are both initialized to the fraction value of the previous equation times 65536. For example, let's say $((TRLR/(num_links \times 128)) \times (2048/2049))$ yielded 10.45, then IDCRCNT and IDCRREQ would equal 10. IDCRCNTF and IDCRREQF would then be set to $(.45 \times 65536) = 29491$ (0x7333).
4. Once the IDCR Table has been programmed, IDCR driven stream reconstruction for this group can start: $IMAROOT[IDCREN] |= x$. The corresponding bit must be cleared if this group is being deactivated/removed from a multi-group configuration.

33.5.4.13 End-to-End Channel Signalling Procedure

33.5.4.13.1 Transmit

The end-to-end channel signalling field can be used by software to signal to the far end. Because the end-to-end channel is not covered by the SCCI field and there are no standard requirements for the minimum number of frames between changes of the end-to-end channel field, it is not necessary to follow the procedure for ICP cell signalling in order to do this; instead, the end-to-end channel field of the ICP template currently in use can be directly updated. However, if a minimum number of frames between changes is desired, then the procedure for ICP cell signalling can be used, skipping the step in which the SCCI is updated.

33.5.4.13.2 Receive

No special facility is included for reception of the end-to-end channel. The end-to-end channel field is part of the received ICP cells, so its information can be read by software from those cells. However, ICP cells are only received when the SCCI field changes, so changes in the end-to-end channel will not be received until the SCCI field also changes (when there is a change in the status and/or control of the far end).

Chapter 34

ATM Transmission Convergence Layer

NOTE

The functionality described in this chapter is available only on the MPC8264 and the MPC8266.

The PowerQUICC II can support applications which receive ATM traffic over the standard serial protocols like E1, T1, and xDSL via its serial interface (SIx TDMx) ports because the ATM TC-layer functionality is implemented internally. This allows the use of standard low-cost PHY devices in system applications instead of PHYs that support UTOPIA bus devices.

A typical TC layer application requires the use of one SI TDM channel per TC block. As shown in [Figure 34-1](#), all TC blocks are internally connected to FCC2. In addition, [Figure 34-1](#) shows FCC1 connected to a UTOPIA 16-bit MPHY bus which can be routed outside and operated independently of the TC blocks.




Figure 34-1. Serial ATM Using FCC2 and TC Blocks (Single Channel)

34.1 Features

Primary features of the TC layer include the following:

- Eight TDM channels routed in hardware to eight TC layer blocks

- Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
- Performing ATM TC layer functions (according to ITU-T I.432)
- Transmit (Tx) updates are as follows:
 - Cell HEC generation
 - Payload scrambling using self synchronizing scrambler (programmable by the user)
 - Coset generation (programmable by the user)
 - Cell rate by inserting idle cells
- Receive (Rx) updates are as follows:
 - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
 - Payload descrambling using self synchronizing scrambler (programmable by the user)
 - Coset removing (programmable by the user)
 - Filtering idle/unassigned cells (programmable by the user)
 - Performing HEC error detection and single bit error correction (programmable by the user)
 - Generating loss of cell delineation status/interrupt (LOC / LCD)
- Operates with FCC2 (UTOPIA 8)
- Serial loop back mode
- Cell echo mode
- Supports both FCC transmit modes:
 - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate
 - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate. The TC layer generates idle/unassigned cells to maintain the line bit rate
- Supports the TC layer and PMD (physical medium dependent) WIRE interface (according to the ATM-Forum af-phy-0063.000)

- Cell counters for performance monitoring:
 - 16-bit counters count:
 - HEC errored cells
 - HEC single bit errored and corrected cells
 - Idle/unassigned cells filtered
 - Idle/unassigned cells transmitted
 - Transmitted ATM cells
 - Received ATM cells
 - Maskable interrupt sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported.

34.2 Functionality

The TC layer block is shown in [Figure 34-2](#). The transmit and the receive parts are independent; the only case in which they are synchronized is in cell echo mode.




Figure 34-2. TC Layer Block Diagram

34.2.1 Receive ATM Cell Functions

The ATM receive cell functions block (RCF) performs the receive functions of the TC block. It performs cell delineation, cell payload descrambling, HEC verification and correction, and idle/unassigned cell filtering.

Cell delineation is the process of framing data to ATM cell boundaries using the header error check (HEC) received in the ATM cell header. The HEC is a CRC-8 calculation over the first four octets of the ATM cell header. The cell delineation algorithm assumes that repetitive correct HEC calculations over consecutive cells indicate valid ATM cell boundaries.

The RCF performs a sequential bit by bit hunt for a correct HEC sequence. While performing this hunt, the cell delineation state machine is in HUNT state. When a correct HEC is found, the RCF locks on the particular cell boundary and enters the PRESYNCH state, which indicates that the previously detected HEC pattern is not a false indication. If a correct HEC pattern is false, an incorrect HEC is received within the next DELTA cells. If an incorrect cell is detected, then a transition to the HUNT state is made. If an incorrect HEC is not detected in the PRESYNCH state, a transition to the SYNCH state is made. In the

SYNCH state, the TC is assumed to be synchronized so that other functions can be applied to the received cell. A transition back to the HUNT state is made only after ALPHA consecutive incorrect HEC patterns are detected.

The cell delineation state machine is shown in Figure 34-3. The ALPHA and DELTA parameters determine the robustness of the delineation method. ALPHA determines the robustness against false misalignment due to bit errors. DELTA determines the robustness against false delineation in the synchronization. Both parameters are programmable for each TC block and are provided to help tune the system according to the line error characteristics of a specific application.




Figure 34-3. TC Cell Delineation State Machine

The RCF descrambles (programmable) the cell payload using the self-synchronizing descrambler with a polynomial of $x^{43} + 1$.

The HEC calculation is a CRC-8 calculation over the first four octets of the ATM cell header. The RCF verifies the received HEC using the accumulation polynomial, $x^8 + x^2 + x + 1$. The coset polynomial $x^6 + x^4 + x^2 + 1$ is added (modulo 2) to the received HEC octet before comparison with the calculated result (programmable).

The RCF can perform single bit error correction on the header. If multiple bit errors are found in the HEC, the cell is discarded. If the single bit error correction mode is not enabled ($\text{TCMODE[SBC]} = 1$), the cell is also discarded when a single bit error is found in the header.

When the cell delineation state machine is in the SYNCH state, the HEC verification state machine (see Figure 34-4) implements the correction algorithm. This state machine makes sure that a single cell header is corrected at a time. If consecutive cells are detected with single bit errors in their headers, only the first cell error is corrected and the rest are discarded. This state machine reduces the probability of the delivery of cells with errored headers under bursty error conditions.




Figure 34-4. HEC: Receiver Modes of Operation

The RCF can also perform idle/unassigned cell filtering. Both features are programmable (TCMODE[CF]). Cells that are detected to be idle/unassigned are discarded, that is, not forwarded to the UTOPIA interface Rx FIFO.

34.2.1.1 Receive ATM 2-Cell FIFO

The receive FIFO provides FIFO management and an interface to the UTOPIA receive cell interface. The receive FIFO can hold two ATM cells, thereby providing the cell rate decoupling function between the transmission system physical layer and the ATM layer.

FIFO management includes filling the FIFO, indicating to the UTOPIA interface that it contains cells, maintaining the FIFO read and write pointers, and detecting FIFO overrun (TCER[OR]) conditions.

34.2.2 Transmit ATM Cell Functions

The transmit ATM cell functions block (TCF) performs the ATM cell payload scrambling and is responsible for the HEC generation and the idle cell generation.

The TCF scrambles (programmable by the user) the cell payload using the self-synchronizing scrambler with polynomial $x^{43} + 1$.

The HEC is generated using the polynomial $x^8 + x^2 + x + 1$. The coset polynomial $x^6 + x^4 + x^2 + 1$ is added (modulo 2) (programmable by the user) to the calculated HEC octet. The result overwrites the HEC octet on the transmitted cell. When the transmit FIFO is empty, the TCF inserts idle cells (counted in ICC).

The TCF accumulates the number of transmitted assigned cells in a counter (TCC).

34.2.2.1 Transmit ATM 2-Cell FIFO

The transmit FIFO provides FIFO management and an interface to the UTOPIA transmit interface. The FIFO provides the cell rate decoupling between the transmission system physical layer and the ATM layer.

The FIFO management includes emptying cells from the transmit FIFO, indicating to the UTOPIA interface that it is full, maintaining the FIFO read and write pointers, and detecting FIFO underrun (TCER[UR]) conditions.

34.2.3 Receive UTOPIA Interface

This block performs the receive interface with the FCC via the UTOPIA bus. It implements the UTOPIA level-2 (multi-PHY) 8-bit PMD side (slave) interface.

34.2.4 Transmit UTOPIA Interface

This block performs the transmit interface with the FCC via the UTOPIA bus. It implements the UTOPIA level-2 (multi-PHY) 8-bit PMD side (slave) interface.

34.3 Signals

The TC layer is operated via an SI TDM port using a serial protocol. Synchronization signals are required for some applications and must be supported. [Table 34-1](#) describes the signals required for operating the TC layer.

Table 34-1. TC Layer Signals

Signal	Direction	Description
Txc	Input	Tx clock. Clocks Tx data out of the TC to external device.
Txd	Output	Tx data from TC to external device.
Txsyn	Input	Tx synch. Synchronizes the transmit data to the beginning of a frame.
Rxc	Input	Rx clock. Clocks the data into the TC.
Rxd	Input	Rx data. From external device to the TC.
Rxsyn	Input	Rx synch. Synchronizes the received data.

34.4 TC Layer Programming Mode

This section describes the TC layer-specific registers and other programming model features. For a complete and concise list of TC layer registers, refer to [Chapter 3, “Memory Map.”](#)

34.4.1 TC Layer Registers

Each TC layer block is controlled by registers located in the block and accessed from the 60x bus.

34.4.1.1 TC Layer Mode Register [1–8] (TCMODE_x)

Each TC layer block is configured using a TC layer mode register TCMODE_x, as shown in [Figure 34-5](#).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	RXEN	TXEN	RPS	TPS	RC	TC	SBC	CF		URE	LB	TBA	IMA	SM	CM	
Reset	0000_0000_0000_0000															
R/W	R/W															

Figure 34-5. TC Layer Mode Register (TCMODEx)

Table 34-2 describes TCMODE fields.

Table 34-2. TCMODEx Field Descriptions

Bits	Name	Description
0	RXEN	TC Layer Rx enable bit. Enables the TC Layer Rx block operation: 0 TC Layer Rx operation is disabled. 1 TC Layer Rx operation is enabled.
1	TXEN	TC Layer Tx enable bit. Enables the TC Layer Tx block operation: 0 TC Layer Tx operation is disabled. 1 TC Layer Tx operation is enabled.
2	RPS	Rx Payload DeScrambling 0 Payload descrambling is performed on received payload data. 1 No payload descrambling is performed on received payload data.
3	TPS	Tx Payload Scrambling 0 Payload scrambling is performed on transmitted payload data. 1 No payload scrambling is performed on transmitted payload data.
4	RC	Rx Coset Enable 0 XOR with 0xAA is done on received HEC. 1 No XOR with 0xAA is done on received HEC.
5	TC	Tx Coset Enable 0 XOR with 0xAA is done on transmitted HEC. 1 No XOR with 0xAA is done on transmitted HEC.
6	SBC	Header Single Bit error Correction 0 Perform single bit error correction on the header according to HEC while in Synch mode. 1 Do not perform single bit error correction on the header.
7–8	CF	Rx Idle/Unassigned Cells Filtering 00 No cell filtering is done on Rx cells. 01 Idle cell filtering is done - idle cells are discarded. 10 Unassigned cell filtering is done - unassigned cells are discarded. 11 Idle and unassigned cell filtering is done - both idle and unassigned cells are discarded. The Header of idle cell (ITU-T I.361): b00000000_00000000_00000000_00000001 The Header of unassigned cell (ITU-T I.361): b00000000_00000000_00000000_0000xxx0 Note that physical layer cells bypass the TC layer; they are not filtered. Also note that the filter works on the header only and ignores the HEC.
9	URE	Underrun interrupt (TCER[UR]) enable. Underrun interrupt may be set when Idle cell is generated by the TC. 0 Underrun interrupt disabled. 1 Underrun interrupt enabled.

Table 34-2. TCMODEx Field Descriptions (continued)

Bits	Name	Description
10–11	LB	Loopback/echo modes 00 Normal operation. 01 Cell echo mode operation. Received cells are transmitted and do not go out to the UTOPIA bus. 10 Data loopback mode operation. Transmit data stream is connected to the receive data stream. 11 Not used. Note that for echo mode operation, TCMODE[SM] should be cleared, independent of the FCC multi-PHY mode configuration.
12	TBA	Tx Byte align 0 Tx data is transferred as soon as it is enabled. 1 Tx data is transferred byte aligned to the Txsyn signal.
13	IMA	IMA mode 0 Rx is not in IMA. 1 Rx is in IMA mode.
14	SM	Single mode 0 TC is not the only PHY on UTOPIA 1 TC is the only PHY on UTOPIA
15	CM	Cell counters mode 0 Reading a cell counter clears the counter. 1 Reading a cell counter does not change the counter's value.

34.4.1.2 Cell Delineation State Machine Register [1–8] (CDSMRx)

The cell delineation state machine register (CDSMR_x), as shown in [Figure 34-6](#), holds the ALPHA and DELTA parameters of the cell delineation state machine.

	0	4	5	9	10	15
Field	ALPHA		DELTA		—	
Reset	0000_0000_0000_0000					
R/W	R/W					

Figure 34-6. Cell Delineation State Machine Register (CDSMRx)

[Table 34-3](#) describes CDSMR fields.

Table 34-3. CDSMRx Field Descriptions

Bits	Name	Description
0-4	ALPHA	ALPHA consecutive received cells with incorrect HEC are counted by the cell delineation state machine to pass from state SYNCH to state HUNT.
5-9	DELTA	DELTA consecutive received cells with correct HEC are counted by the cell delineation state machine to pass from state PRESYNCH to state SYNCH.
10–15	—	Reserved

34.4.1.3 TC Layer Event Register [1–8] (TCERx)

The TC layer event registers (TCERx), as shown in [Figure 34-7](#), records error events for each TC block. TCER event bits are cleared by writing ones to them.

	0	1	2	3	4	5		9	10	11	12	13	14	15
Field	OR	UR	CDT	MS	PARE	—			ROF	TOF	EOF	COF	IOF	FOF
Reset	0000_0000_0000_0000													
R/W	R/W													

Figure 34-7. TC Layer Event Register (TCERx)

The TCER bits are described in [Table 34-4](#).

Table 34-4. TCERx Field Descriptions

Bits	Name	Description
0	OR	Overrun. Rx FIFO OverFlow. Set when Rx FIFO is full and another complete cell is received. The cell is discarded.
1	UR	Underrun. No ATM cell to transmit. Set when the Tx FIFO is empty and the transmission of a cell is completed. An idle cell is sent. This interrupt is enabled only if TCMODE[URE] is set. The idle cell header is: 0x00000001 (I.432), whose HEC is: 0x52 The idle cell payload is:0x6A (I.432).
2	CDT	Cell delineation toggled. Set when the cell delineation bit (CD) in TCGSR has changed.
3	MS	Misplaced Txsyn signal Set when Txsyn is out of place. (The first Txsyn is by definition always in place.)
4	PARE	Parity event Set when parity from UTOPIA to transmit is wrong.
5-9	—	Reserved
10	ROF	Received cell counter overflow Set when the received cells counter passes its maximum value.
11	TOF	Transmitted cell counter overflow Set when the transmitted cells counter passes its maximum value.
12	EOF	Errored cells counter overflow Set when the errored cells counter passes its maximum value.
13	COF	Corrected cells counter overflow Set when the corrected cells counter passes its maximum value.
14	IOF	Tx Idle cells counter overflow Set when the Tx idle cells counter passes its maximum value.
15	FOF	Filtered cells counter overflow Set when the filtered cells counter passes its maximum value.

34.4.1.4 TC Layer Mask Register (TCMRx)

This register's field description is identical to that of TCER (refer to [Section 34.4.1.3, "TC Layer Event Register \[1–8\] \(TCERx\)"](#)). Each bit that is set in TCMR enables an interrupt when the corresponding bit in TCER is set.

34.4.2 TC Layer General Registers

The TC layer general registers are registers that are distributed to all of the TC blocks. Each TC block is represented by specific bits. When accessing a general register each TC block is responsible for its specific bits only.

34.4.2.1 TC Layer General Event Register (TCGER)

The TC layer general event register (TCGER), as shown in [Figure 34-8](#), summarizes the events for all the TC blocks. Each bit stands for an ORed event register of a TC block. Once a bit is set, it indicates that one or more event bits are set in the corresponding TC block event register.

	0	1	2	3	4	5	6	7	8		15
Field	TC1	TC2	TC3	TC4	TC5	TC6	TC7	TC8	—		
Reset	0000_0000_0000_0000										
R/W	R/W										

Figure 34-8. TC Layer General Event Register (TCGER)

[Table 34-5](#) describes TCGER fields.

Table 34-5. TCGER Field Descriptions

Bits	Name	Description
0	TC1	One bit or more is set in TC1 event register.
1	TC2	One bit or more is set in TC2 event register.
2	TC3	One bit or more is set in TC3 event register.
3	TC4	One bit or more is set in TC4 event register.
4	TC5	One bit or more is set in TC5 event register.
5	TC6	One bit or more is set in TC6 event register.
6	TC7	One bit or more is set in TC7 event register.
7	TC8	One bit or more is set in TC8 event register.

34.4.2.2 TC Layer General Status Register (TCGSR)

[Figure 34-9](#) shows the TC layer general status register (TCGSR), which records the cell delineation and transmit FIFO status for all TC blocks.




Figure 34-9. TC Layer General Status Register (TCGSR)

Table 34-6 describes TCGSR fields.

Table 34-6. TCGSR Field Descriptions

Bits	Name	Description
0–7	CDx	Cell Delineation. The cell delineation state machine status of TCx. 0 Cell delineation state machine is in Hunt or Pre-Synch modes. 1 Cell delineation machine is in Synch mode.
8–15	—	Reserved

34.4.3 TC Layer Cell Counters

Each TC block maintains six memory-mapped 16-bit performance cell counters that are updated during operation and can be read by the host. If a counter overflows, it wraps back to zero and generates a maskable interrupt. These counters are automatically cleared when read if TCMODE[CM] = 0; see Section 34.4.1.1, “TC Layer Mode Register [1–8] (TCMODEx).”

34.4.3.1 Received Cell Counter [1–8] (TC_RCCx)

This cell counter is updated whenever a received cell without HEC errors is passed to the Rx UTOPIA FIFO.

34.4.3.2 Transmitted Cell Counter [1–8] (TC_TCCx)

This cell counter is updated whenever the transmission of a cell is completed.

34.4.3.3 Errored Cell Counter [1–8] (TC_ECCx)

This cell counter is updated whenever a received errored cell (cell with header error) is discarded.

34.4.3.4 Corrected Cell Counter [1–8] (TC_CCCx)

This cell counter is updated whenever a received cell with a HEC single bit error is corrected. If header single bit error correction is not enabled (TCMODE[SBC] is set), this counter is not updated. (All errored cells are counted by the errored cell counter (ECC).)

34.4.3.5 Transmitted IDLE Cell Counter [1–8] (TC_ICCx)

This cell counter is updated whenever an idle cell is transmitted.

34.4.3.6 Filtered Cell Counter [1–8] (TC_FCCx)

This cell counter is updated whenever an idle/unassigned cell is filtered (discarded). If cell filters are not enabled (TCMODE[CF] is cleared), this counter is not updated.

34.4.4 Programming FCC2

FCC2 is designed to work with the TC blocks. The TC blocks are located on fixed addresses on the UTOPIA bus internally. FCC2 should be programmed to work with the TC blocks as if the TC blocks are external PHYs located on the lowest eight (or fewer) addresses.

34.4.5 Programming and Operating the TC Layer

34.4.5.1 Receive

The TC layer receive operation is enabled by setting TCMODEx[RXEN].

The host software polls the CD bits of each enabled TC layer block to see that its receive cell delineation state machines are synchronized. For each TC layer block that is synchronized, the host clears TCERx[CDT]. Once all the enabled TC layer blocks are synchronized, the host terminates its initialization routine, and the system starts normal operation.

Once a TC block gets out of synchronization, the corresponding TCGSR[CD] is cleared. This change then causes a TCER[CDT] interrupt to the host (if enabled in the mask register—TCMRx).

On the receive path, the TC layer receives the bit stream via the SI and does the following:

1. Attempts to gain synchronization on the ATM cell boundaries by checking each byte against the HEC calculated on the preceding 32 bits (ATM cell header candidate).
2. Once synchronized:
 - Performs the descrambling function on the cell payload (if enabled)
 - Performs the coset function on the HEC (if enabled)
 - Checks for HEC errors and corrects single HEC errors when found (again, if enabled). Cells containing multi-bit header errors (at least 2 errors) are discarded. Idle and unassigned cells are filtered (discarded) when detected (if the filters are enabled).

Once an ATM cell's processing is complete, it is passed to the TC layer receive FIFO and the internal TC layer cell counters are updated. The cell is passed from the TC layer receive FIFO via the internal UTOPIA interface to the FCC2 receive FIFO.

An overrun condition occurs when the TC layer receive FIFO is full and the FCC is unable to read a cell from it (via the internal UTOPIA interface) before another valid cell is received. The incoming cell is discarded and TCER[OR] interrupt is sent to the host (if enabled in the mask register—TCMRx).

34.4.5.2 Transmit

The TC layer transmit operation is enabled by setting TCMODEx[TXEN].

The TC layer requests ATM cells for transmission via the internal UTOPIA interface. Then, when the ATM cell is passed to the TC layer transmit FIFO, it is stored in the TC layer transmit FIFO. When the ATM cell is to be transmitted, it is read and processed from the TC layer transmit FIFO.

The scrambling function is performed on the ATM cell payload if $TCMODEx[TPS] = 1$. The ATM cell header HEC value is calculated and the coset function is performed on the HEC if $TCMODEx[TC] = 1$. The ATM cell is then sent to the PHY via the SI. Once ATM cell transmission is complete, the relevant TC layer cell counters are updated.

When a TC layer cell counter overflows, an interrupt ($TCERx[TOF]$) is set (if enabled in the corresponding $TCMRx[TOF]$).

The TC layer is responsible for providing the data rate required by the physical medium device (PMD). On PowerQUICC II there are two ATM transmit modes. Users should refer to [Section 30.2.1.5, “Transmit External Rate and Internal Rate Modes,”](#) for more details. The following text and figures are specific to TC layer operation.

- External Rate—In general, the TC would never have its transmit FIFO empty, and thus would not need to generate idle cells. However, if the CPM is busy and if the transmit FIFO is empty, the TC layer generates an idle cell and an underrun condition will occur. If $TCMODEx[URE] = 1$, the $TCERx[UR]$ interrupt is sent to the host (if not masked). See [Figure 34-10](#).




Figure 34-10. TC Operation in FCC External Rate Mode

- Internal Rate (Sub Rate)—The TC layer continues to request ATM cells and transmits idle cells. $TCERx[UR]$ interrupts can be disabled by clearing $TCMODEx[URE]$ until a valid ATM cell is transmitted via the internal UTOPIA bus from FCC2 to the TC layer FIFO. See [Figure 34-11](#).




Figure 34-11. TC Operation in FCC Internal Rate Mode (Sub Rate Mode)

Operation in byte-aligned mode ($\text{TCMODE}[x\text{TBA}] = 1$) is required for T1/E1 mainly. In this mode, once the TC is enabled, it waits for the first Txsyn pulse to start transmit the first byte of the first cell. This ensures that subsequent Txsyn pulses are byte-aligned to the cell boundaries.

34.5 Implementation Example

Figure 34-12 shows the PowerQUICC II connected to two PHY devices, each containing four T1 framers. The eight T1 bit streams are connected to the eight PowerQUICC II SI TDMs and routed via the SI to the eight TC layer blocks. The eight TC layer blocks, each with its own address, are connected internally to FCC2 via the UTOPIA 8-bit bus. Another ATM stream is managed by FCC1 via the UTOPIA 16-bit bus connected to a SONET 155-Mbps PHY.




Figure 34-12. Example of Serial ATM Application

34.5.1 Operating the TC Layer at Higher Frequencies

The operation of the TC layer requires a minimum frequency ratio of 1:2.5 between the serial clock and the UTOPIA clock (in Rx and Tx separately). Using the TC for serial frequencies greater than 10 MHz requires using higher UTOPIA frequencies to preserve that ratio.

34.5.2 Programming a T1 Application

This section describes the configurations necessary to implement a T1 application using a single TC layer block. Note that using two or more TCs requires FCC2 to work in MPHY mode. Assuming that the required ATM parameters and data structures have been setup and initialized, implementing a T1 application requires the following steps:

1. Program FCC2
2. Setup I/O Ports and Clocks
3. Enable Tx/Rx on FCC2
4. Program CPM MUX
5. Program the TC block

6. Program the Serial Interface (SI)
7. Enable TDM

Step 1

To setup and initialize FCC2, program the FPSMR and GFMR as shown in Table 14. This is for working with one TC block operating in a single PHY environment. The transmitter and receiver should not be enabled at this time. In this example, FCC2 does not discard idle cells.

Table 34-7. Programming GFMR and FPSMR to Setup the FCC2

Init Values	Description
FPSMR2 = 0x0080_0000	UTOPIA Rx and Tx in Master Mode, Idle cells are not discarded
GFMR2 = 0x0000_000A	ATM Protocol Mode, Receiver and Transmitter are disabled

Step 2

Because the FCC2 UTOPIA bus is connected internally to the TC UTOPIA bus, program the parallel ports and BRGs for the active TDM(s).

Step 3

To enable receiving and transmitting, FCC2 should be programmed as shown in Table 15.

Table 34-8. Enable FCC2

Init Values	Description
GFMR2 = 0x0000_003A	Enable Rx and Tx

Step 4

To define the connection of FCC2, the CPM MUX should be programmed as shown in Table 16.

Table 34-9. Programming the CPM MUX for a TI Application

Init Values	Description
CMXFCR = 0x0080_0000	FCC2 is connected to the TC Layer
CMXUAR = 0x0000	FCC2 as UTOPIA master

Step 5

The TCx layer block should be configured using the TCMODEx and CDSMR1 registers as shown in Table 17. Note that the TC layer must be enabled after both FCC2 and CPM MUX have been programmed.

Table 34-10. Programming the TC Layer Block

Init Values	Description
TCMODE1 = 0xC202	Enable TC Layer Rx and Tx, no error correction on header, the TC is the only PHY on UTOPIA
CDSMR1 = 0x3980	ALPHA = 7, DELTA = 6 (default values)

Step 6

Program the SI to retrieve the data bits (192 bits) out of the T1 frame (193 bits). The SI frame pattern is programmed in the SI RAM (Rx or Tx), as shown in Table 18.

Table 34-11. Programming the SI RAM (Rx or Tx) for a T1 Application

Init Values	Description
SI_RAM[00]=0x0000	1 bit is ignored.
SI_RAM[02]=0x015E	Route 8 bytes to FCC2.
SI_RAM[04]=0x015E	Route 8 bytes to FCC2.
SI_RAM[06]=0x015F	Route 8 bytes to FCC2 and go back to the first entry in table.

Step 7

The last step in this example is to initialize the serial interface registers and enable TDM—in this case TDMA on SI1 as shown in Table 19.


Table 34-12. Programming SI Registers to Enable TDM

Init Values	Description
SI1AMR = 0x0040	Common Receive and Transmit Pins for TDMA
SI1GMR = 01	Enable TDMA

Chapter 35

Fast Ethernet Controller

The Ethernet IEEE 802.3 protocol is a widely-used LAN based on the carrier-sense multiple access/collision detect (CSMA/CD) approach. Because Ethernet and IEEE 802.3 protocols are similar and can coexist on the same LAN, both are referred to as Ethernet in this manual, unless otherwise noted. Ethernet/IEEE 802.3 frames are based on the frame structure shown in [Figure 35-1](#).



Note: The lsb of each octet is transmitted first.

Figure 35-1. Ethernet Frame Structure

The elements of an Ethernet frame are as follows:

- 7-byte preamble of alternating ones and zeros.
- Start frame delimiter (SFD)—Signifies the beginning of the frame.
- 48-bit destination address.
- 48-bit source address. Original versions of the IEEE 802.3 specification allowed 16-bit addressing, which has never been used widely.
- Ethernet type field/IEEE 802.3 length field. The type field signifies the protocol used in the rest of the frame, such as TCP/IP; the length field specifies the length of the data portion of the frame. For Ethernet and IEEE 802.3 frames to exist on the same LAN, the length field must be unique from any type fields used in Ethernet. This requirement limits the length of the data portion of the frame to 1,500 bytes and, therefore, the total frame length to 1,518 bytes.
- Data
- Four-bytes frame-check sequence (FCS), which is the standard, 32-bit CCITT-CRC polynomial used in many protocols.

When a station needs to transmit, it waits until the LAN becomes silent for a specified period (interframe gap). When a station starts sending, it continually checks for collisions on the LAN. If a collision is detected, the station forces a jam signal (all ones) on its frame and stops transmitting. Collisions usually occur close to the beginning of a frame. The station then waits a random time period (backoff) before attempting to send again. When the backoff completes, the station waits for silence on the LAN and then begins retransmission on the LAN. This process is called a retry. If the frame is not successfully sent within 15 retries, an error is indicated.

10-Mbps Ethernet basic timing specifications follow:

- Transmits at 0.8 μs per byte
- The preamble plus start frame delimiter is sent in 6.4 μs .
- The minimum interframe gap is 9.6 μs .
- The slot time is 51.2 μs .

100-Mbps Ethernet basic timing specifications follow:

- Transmits at 0.08 μs per byte
- The preamble plus start frame delimiter is sent in 0.64 μs .
- The minimum interframe gap is 0.96 μs .
- The slot time is 5.12 μs .

35.1 Fast Ethernet on the PowerQUICC II

When a general FCC mode register (GFMR $_x$ [MODE]) selects Ethernet protocol, that FCC performs the full set of IEEE 802.3/Ethernet CSMA/CD media access control (MAC) and channel interface functions. [Figure 35-2](#) shows a block diagram of the FCC Ethernet control logic.




Figure 35-2. Ethernet Block Diagram

35.2 Features

The following is a list of Fast Ethernet key features:


- Support for Fast Ethernet through the MII (media-independent interface)
- Performs MAC (media access control) layer functions of Fast Ethernet and IEEE 802.3x

- Performs framing functions
 - Preamble generation and stripping
 - Destination address checking
 - CRC generation and checking
 - Automatic padding of short frames on transmit
 - Framing error (dribbling bits) handling
- Full collision support
 - Enforces the collision (jamming and TX_ER assertion)
 - Truncated binary exponential backoff algorithm for random wait
 - Two nonaggressive backoff modes
 - Automatic frame retransmission (until retry limit is reached)
 - Automatic discard of incoming collided frames
 - Delay transmission of new frames for specified interframe gap
- Bit rates up to 100 Mbps
- Receives back-to-back frames
- Detection of receive frames that are too long
- Multibuffer data structure
- Supports 48-bit addresses in three modes
 - Physical. One 48-bit address recognized or 64-bin hash table for physical addresses
 - Logical. 64-bin group address hash table plus broadcast address checking
 - Promiscuous. Receives all frames regardless of address (a CAM can be used for address filtering)
- External CAM support on system bus interfaces
- Special RMON counters for monitoring network statistics
- Transmitter network management and diagnostics
 - Lost carrier sense
 - Underrun
 - Number of collisions exceeded the maximum allowed
 - Number of retries per frame
 - Deferred frame indication
 - Late collision
- Receiver network management and diagnostics
 - CRC error indication
 - Nonoctet alignment error
 - Frame too short
 - Frame too long
 - Overrun

- Busy (out of buffers)
- Error counters
 - Discarded frames (out of buffers or overrun occurred)
 - CRC errors
 - Alignment errors
- Internal and external loopback mode
- Supports Fast Ethernet in duplex mode
- Supports pause flow control frames
- Support of out-of-sequence transmit queue (for flow-control frames)
- External buffer descriptors (BDs)

35.3 Connecting the PowerQUICC II to Fast Ethernet

Figure 35-3 shows the basic components of the media-independent interface (MII) and the signals required to make the Fast Ethernet connection between the PowerQUICC II and a PHY.



¹ The management signals (MDC and MDIO) can be common to all of the Fast Ethernet connections in the system, assuming that each PHY has a different management address. Use parallel I/O port pins to implement MDC and MDIO. (The I²C controller cannot be used for this function.)

Figure 35-3. Connecting the PowerQUICC II to Ethernet

Each FCC has 18 signals, defined by the IEEE 802.3u standard, for connecting to an Ethernet PHY. The two management signals (MDC and MDIO) required by the MII should be implemented separately using the parallel I/O.

The PowerQUICC II has additional signals for interfacing with an optional external content-addressable memory (CAM), which are described in [Section 35.7, “CAM Interface.”](#)

The PowerQUICC II uses the SDMA channels to store every byte received after the start frame delimiter into system memory. On transmit, the user provides the destination address, source address, type/length field, and transmit data. To meet minimum frame requirements, PowerQUICC II automatically pads frames with fewer than 64 bytes in the data field. The PowerQUICC II also appends the FCS to the frame.

35.4 Ethernet Channel Frame Transmission

The Ethernet transmitter requires almost no core intervention. When the core enables the transmitter, the Ethernet controller polls the first TxBD in the FCC’s TxBD table every 256 serial clocks. If the user has a frame ready to transmit, setting FTODR[TOD] eliminates waiting for the next poll. When there is a frame to transmit, the Ethernet controller begins fetching the data from the data buffer and asserts TX_EN. The preamble sequence, start frame delimiter, and frame information are sent in that order; see [Figure 35-1](#). In full-duplex mode, because collisions are ignored, frame transmission maintains only the interframe gap 28 serial clocks (112 bit time period) regardless of CRS assertion.

There is one internal buffer for out-of-sequence flow control frames (in full-duplex Fast Ethernet). When the Fast Ethernet controller is between frames, this buffer is polled if flow control is enabled. This buffer must contain the whole frame.

However, in half-duplex mode, the controller defers transmission if the line is busy (CRS asserted). Before transmitting, the controller waits for carrier sense to become inactive, at which point the controller determines if CRS remains negated for 16 serial clocks. If so, the transmission begins after an additional 8 serial clocks (96 bit-times after CRS originally became negated). In the fast ethernet transmitter, if CRS is asserted and then negated within 10 clocks after TXEN is negated, the next frame is not deferred and a defer indication is asserted.

If a collision occurs during the transmit frame, the Ethernet controller follows a specified backoff procedure and tries to retransmit the frame until the retry limit is reached. The Ethernet controller stores at least the first 64 bytes of data of the transmit frame in the FCC FIFO, so that the data does not have to be retrieved from system memory in case of a collision. This improves bus usage and latency if the backoff timer output requires an immediate retransmission.

When the end of the current buffer is reached and TxBD[L] = 1, the FCS (32-bit CRC) bytes are appended (if TxBD[TC] = 1), and TX_EN is negated. This notifies the PHY of the need to generate the illegal Manchester encoding that signifies the end of an Ethernet frame. Following the transmission of the FCS, the Ethernet controller writes the frame status bits into the BD and clears TxBD[R]. When the end of the current buffer is reached and TxBD[L] = 0 (a frame is comprised of multiple buffers), only TxBD[R] is cleared.

For both half- and full-duplex modes, an interrupt can be issued depending on TxBD[I]. The Ethernet controller then proceeds to the next TxBD in the table. In this way, the core can be interrupted after each frame, after each buffer, or after a specific buffer is sent. If TxBD[PAD] = 1, the Ethernet controller pads short frames to the value of the minimum frame length register (MINFLR), described in [Table 35-2](#).

To rearrange the transmit queue before the CP finishes sending all frames, issue a GRACEFUL STOP TRANSMIT command. This can be useful for transmitting expedited data ahead of previously linked buffers

or for error situations. When the GRACEFUL STOP TRANSMIT command is issued, the Ethernet controller stops immediately if no transmission is in progress or continues transmission until the current frame either finishes or terminates with a collision. When the Ethernet controller is given the RESTART TRANSMIT command, it resumes transmission. The Ethernet controller sends bytes least-significant nibble first.

35.5 Ethernet Channel Frame Reception

The Ethernet receiver is designed to work with almost no core intervention and can perform address recognition, CRC checking, short frame checking, maximum DMA transfer checking, and maximum frame-length checking.

When the core enables the Ethernet receiver, it enters hunt mode when RX_DV is asserted as long as COL remains negated (full-duplex mode ignores COL). In hunt mode, as data is shifted into the receive shift register four bits at a time, the contents of the register are compared to the contents of the SYN2 field in the FCC's data synchronization register (FDSR). When the registers match, the hunt mode is terminated and character assembly begins.

When the receiver detects the first bytes of a frame, the Ethernet controller performs address recognition functions on the frame; see [Section 35.12, "Ethernet Address Recognition."](#) The receiver can receive physical (individual), group (multicast), and broadcast addresses. Because Ethernet receive frame data is not written to memory until the internal address recognition algorithm is complete, bus usage is not wasted on frames not addressed to this station. The receiver can also operate with an external CAM, in which case frame reception continues normally, unless the CAM specifically signals the frame to be rejected. See [Section 35.7, "CAM Interface."](#)

If an address is recognized, the Ethernet controller fetches the next RxBd and, if it is empty, starts transferring the incoming frame to the RxBd's associated data buffer.

In half-duplex mode, if a collision is detected during the frame, the RxBds associated with this frame are reused. Thus, no collision frames are presented to the user except late collisions, which indicate serious LAN problems. When the buffer has been filled, the Ethernet controller clears RxBd[E] and generates an interrupt if RxBd[I] is set. If the incoming frame is larger than the buffer, the Ethernet controller fetches the next RxBd in the table; if it is empty, it continues receiving the rest of the frame.

The RxBd length is determined by MRBLR in the parameter RAM. The user should program MRBLR to be at least 64 bytes. During reception, the Ethernet controller checks for frames that are too short or too long. When the frame ends, the receive CRC field is checked and written to the data buffer. The data length written to the last Bd in the Ethernet frame is the length of the entire frame, which enables the software to recognize a frame-too-long condition.

If an external CAM is used (FPSMRx[CAM] = 1), the Ethernet controller adds the two lower bytes of the CAM output at the end of each frame. Note that the data length does not include these two bytes; that is, the extra two bytes could push the buffer length past MRBLR.

When the receive frame is complete, the Ethernet controller sets RxBd[L], writes the other frame status bits into the RxBd, and clears RxBd[E]. The Ethernet controller next generates a maskable interrupt, indicating that a frame was received and is in memory. The Ethernet controller then waits for a new frame. The Ethernet controller receives serial data least-significant nibble first.

35.6 Flow Control

Because collisions cannot occur in full-duplex mode, Fast Ethernet can operate at the maximum rate. When the rate becomes too fast for a station's receiver, the station's transmitter can send flow-control frames to reduce the rate. Flow-control instructions are transferred by special frames of minimum frame size. The length/type fields of these frames have a special value. [Table 35-1](#) shows the flow-control frame structure.

Table 35-1. Flow Control Frame Structure

Size [Octets]	Description	Value	Comment
7	Preamble		
1	SFD		Start frame delimiter
6	Destination address	01-80C2-00-00-01	Multicast address reserved for use in MAC frames
6	Source address		
2	Length/type	88-08	Control frame type
2	MAC opcode	00-01	Pause command
2	MAC parameter	up to 0xFFFE	Pause period measured in slot times, most-significant octet first with a two time-slot resolution. Note: Because the pause period has a resolution of two time slots, the value programmed in this field is rounded up to the nearest even number before being used, as follows: <u>MAC Parameter Value</u> <u>Pause Period</u> 0 none 1 or 2 2 x slot time 3 or 4 4 x slot time
42	Reserved	—	
4	FCS		Frame check sequence (CRC)

When flow-control mode is enabled (FPSMR_x[FCE]) and the receiver identifies a pause-flow control frame sent to individual or broadcast addresses, transmission stops for the time specified in the control frame. During this pause, only the out-of-sequence frame is sent. Normal transmission resumes after the pause timer stops counting. If another pause-control frame is received during the pause, the period changes to the new value received.

35.7 CAM Interface

The PowerQUICC II internal address recognition logic can be used in combination with an external CAM. When using a CAM, the FCC must be in promiscuous mode (FPSMR_x[PRO] = 1). See [Section 35.12, "Ethernet Address Recognition."](#)

The Ethernet controller writes two 32-bit accesses to the CAM and then reads the result in a 32-bit access. If the high bit of the result is set, the frame is rejected; otherwise, the lower 16 bits are attached to the end of the frame.

When an external CAM is used for address filtering, users can choose to either discard rejected frames (FPSMR[ECM] = 0) or receive rejected frames and signal the CAM miss in the RxBDF (FPSMR[ECM] = 1).

NOTE

The bus atomicity mechanism for CAM accesses may not function correctly when the CPM performs a DMA access to an external CAM device. This only impacts systems in which multiple CPMs will access the CAM.

35.8 Ethernet Parameter RAM

For Ethernet mode, the protocol-specific area of the FCC parameter RAM is mapped as in [Table 35-2](#).

Table 35-2. Ethernet-Specific Parameter RAM

Offset ¹	Name	Width	Description
0x3C	STAT_BUF	Word	Buffer of internal usage
0x40	CAM_PTR	Word	CAM address. For FCC Fast Ethernet operation the CAM should be located on the same bus as the data buffers.
0x44	C_MASK	Word	Constant MASK for CRC (initialize to 0xDEBB_20E3). For the 32-bit CRC-CCITT.
0x48	C_PRES	Word	Preset CRC (initialize to 0xFFFF_FFFF). For the 32-bit CRC-CCITT.
0x4C	CRCEC²	Word	CRC error counter. Counts each received frame with a CRC error. Does not count frames not addressed to the station, frames received in the out-of-buffers condition, frames with overrun errors, or frames with alignment errors.
0x50	ALEC²	Word	Alignment error counter. Counts frames received with dribbling bits. Does not count frames not addressed to the station, frames received in the out-of-buffers condition, or frames with overrun errors.
0x54	DISFC²	Word	Discard frame counter. Incremented for discarded frames because of an out-of-buffers condition or overrun error. The CRC need not be correct for this counter to be incremented.
0x58	RET_LIM	Hword	Retry limit (typically 15 decimal). Number of retries that should be made to send a frame. If the frame is not sent after this limit is reached, an interrupt can be generated.
0x5A	RET_CNT	Hword	Retry limit counter. Temporary decrementer used to count retries made.
0x5C	P_PER	Hword	Persistence. Allows the Ethernet controller to be less persistent after a collision. Normally cleared, P_PER can be from 0 to 9 (9 = least persistent). The value is added to the retry count in the backoff algorithm to reduce the chance of transmission on the next time-slot. Using a less persistent backoff algorithm increases throughput in a congested Ethernet LAN by reducing the chance of collisions. FPSMR[SBT] can also reduce persistence of the Ethernet controller. The Ethernet/802.3 specifications permit the use of P_PER.
0x5E	BOFF_CNT	Hword	Backoff counter
0x60	GADDR_H	Word	Group address filters high and low are used in the hash table function of the group addressing mode. The user may write zeros to these values after reset and before the Ethernet channel is enabled to disable all group hash address recognition functions. The SET GROUP ADDRESS command is used to enable the hash table. See Section 35.13, "Hash Table Algorithm."
0x64	GADDR_L	Word	

Table 35-2. Ethernet-Specific Parameter RAM (continued)

Offset ¹	Name	Width	Description
0x68	TFCSTAT	Hword	Out-of-sequence TxBD. Includes the status/control, data length, and buffer pointer fields in the same format as a regular TxBD. Useful for sending flow control frames. This area's TxBD[R] is always checked between frames, regardless of FPSMRx[FCE]. If it is not ready, a regular frame is sent. The user must set TxBD[L] when preparing this BD. If TxBD[I] is set, a TXC event is generated after frame transmission. This area should be cleared when not in use.
0x6A	TFCLEN	Hword	
0x6C	TFCPTR	Word	
0x70	MFLR	Hword	Maximum frame length register (typically 1518 decimal). If the Ethernet controller detects an incoming frame exceeding MFLR, it sets RxBD[LG] (frame too long) in the last RxBD, but does not discard the rest of the frame. The controller also reports the frame status and length of the received frame in the last RxBD. MFLR includes all in-frame bytes between the start frame delimiter and the end of the frame.
0x72	PADDR1_H	Hword	The 48-bit individual address of this station. PADDR1_L is the lowest order half-word, and PADDR1_H is the highest order half-word.
0x74	PADDR1_M	Hword	
0x76	PADDR1_L	Hword	
0x78	IBD_CNT	Hword	Internal BD counter
0x7A	IBD_STAR T	Hword	Internal BD start pointer
0x7C	IBD_END	Hword	Internal BD end pointer
0x7E	TX_LEN	Hword	Tx frame length counter
0x80	IBD_BASE	32 Bytes	Internal microcode usage
0xA0	IADDR_H	Word	Individual address filter high/low. Used in the hash table function of the individual addressing mode. The user can write zeros to these values after reset and before the Ethernet channel is enabled to disable all individual hash address recognition functions. Issuing a SET GROUP ADDRESS command enables the hash table. See Section 35.13, "Hash Table Algorithm."
0xA4	IADDR_L	Word	
0xA8	MINFLR	Hword	Minimum frame length register (typically 64 decimal). If the Ethernet receiver detects an incoming frame shorter than MINFLR, it discards that frame unless FPSMR[RSH] (receive short frames) is set, in which case RxBD[SH] (frame too short) is set in the last RxBD. The Ethernet transmitter pads frames that are too short (according to TxBD[PAD] and the PAD value in the parameter RAM). Pads are added to make the transmit frame MINFLR bytes.
0xAA	TADDR_H	Hword	Allows addition of addresses to the individual and group hashing tables. After an address is placed in TADDR, issue a SET GROUP ADDRESS command. TADDR_L is the lowest-order half-word; TADDR_H is the highest.
0xAC	TADDR_M	Hword	
0xAE	TADDR_L	Hword	
0xB0	PAD_PTR	Hword	Internal PAD pointer. This internal 32-byte aligned pointer points to a 32-byte buffer filled with pad characters. The pads may be any value, but all the bytes should be the same to assure padding with a specific character. If a specific padding character is not needed, PAD_PTR should equal the internal temporary data pointer TIPTR; see Section 29.7, "FCC Parameter RAM."
0xB2	—	Hword	Reserved, should be cleared.

Table 35-2. Ethernet-Specific Parameter RAM (continued)

Offset ¹	Name	Width	Description
0xB4	CF_RANG E	Hword	Control frame range. Internal usage
0xB6	MAX_B	Hword	Maximum BD byte count. Internal usage
0xB8	MAXD1	Hword	Max DMA1 length register (typically 1520 decimal). Lets the user prevent system bus writes after a frame exceeds a specified size. The MAXD1 value is valid only if an address match is detected. If the Ethernet controller detects an incoming Ethernet frame larger than the user-defined value in MAXD1, the rest of the frame is discarded. The Ethernet controller waits for the end of the frame (or until MFLR bytes have been received) and reports the frame status and length (including the discarded bytes) in the last RxBD. This value must be greater than 32.
0xBA	MAXD2	Hword	Max DMA2 length register (typically 1520 decimal). Lets the user prevent system bus writes after a frame exceeds a specified size. The value of MAXD2 is valid in promiscuous mode when no address match is detected. If the Ethernet controller detects an incoming Ethernet frame larger than the value in MAXD2, the rest of the frame is discarded. The Ethernet controller waits for the end of the frame (or until MFLR bytes are received) and reports frame status and length (including the discarded bytes) in the last RxBD. In a monitor station, MAXD2 can be much less than MAXD1 to receive entire frames addressed to this station, but receive only the headers of all other frames. This value must be less than MAXD1.
0xBC	MAXD	Hword	Rx maximum DMA. Internal usage
0xBE	DMA_CNT	Hword	Rx DMA counter. Temporary down-counter used to track the frame length.
0xC0	OCTC ²	Word	(RMON mode only) The total number of octets of data (including those in bad packets) received on the network (excluding framing bits but including FCS octets).
0xC4	COLC ²	Word	(RMON mode only) The best estimate of the total number of collisions on this Ethernet segment.
0xC8	BROC ²	Word	(RMON mode only) The total number of good packets received that were directed to the broadcast address. Note that this does not include multicast packets.
0xCC	MULC ²	Word	(RMON mode only) The total number of good packets received that were directed to a multicast address. Note that this number does not include packets directed to the broadcast address.
0xD0	USPC ²	Word	(RMON mode only) The total number of packets received that were less than 64 octets (excluding framing bits but including FCS octets) and were otherwise well-formed.
0xD4	FRGC ²	Word	(RMON mode only) The total number of packets received that were less than 64 octets long (excluding framing bits but including FCS octets) and had either a bad FCS with an integral number of octets (FCS error) or a bad FCS with a non-integral number of octets (alignment error). Note that it is entirely normal for etherStatsFragments to increment because it counts both runts (which are normal occurrences due to collisions) and noise hits.
0xD8	OSPC ²	Word	(RMON mode only) The total number of packets received that were longer than 1518 octets (excluding framing bits but including FCS octets) and were otherwise well-formed.

Table 35-2. Ethernet-Specific Parameter RAM (continued)

Offset ¹	Name	Width	Description
0xDC	JBRC ²	Word	(RMON mode only) The total number of packets received that were longer than 1518 octets (excluding framing bits but including FCS octets), and had either a bad FCS with an integral number of octets (FCS error) or a bad FCS with a non-integral number of octets (alignment error). Note that this definition of jabber is different than the definition in IEEE-802.3 section 8.2.1.5 (10BASE5) and section 10.3.1.4 (10BASE2). These documents define jabber as the condition where any packet exceeds 20 ms. The allowed range to detect jabber is between 20 ms and 150 ms.
0xE0	P64C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were 64 octets long (excluding framing bits but including FCS octets).
0xE4	P65C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were between 65 and 127 octets long inclusive (excluding framing bits but including FCS octets).
0xE8	P128C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were between 128 and 255 octets long inclusive (excluding framing bits but including FCS octets).
0xEC	P256C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were between 256 and 511 octets long inclusive (excluding framing bits but including FCS octets).
0xF0	P512C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were between 512 and 1023 octets long inclusive (excluding framing bits but including FCS octets).
0xF4	P1024C ²	Word	(RMON mode only) The total number of packets (including bad packets) received that were between 1024 and 1518 octets long inclusive (excluding framing bits but including FCS octets).
0xF8	CAM_BUF	Word	Internal buffer for CAM result
0xFC	—	Word	Reserved, should be cleared.

¹ Offset from FCC base: 0x8400 (FCC1), 0x8500 (FCC2) and 0x8600 (FCC3); see [Section 14.5.2, “Parameter RAM.”](#)

² 32-bit (modulo 232) counters maintained by the CP; cleared by the user while the channel is disabled.

35.9 Programming Model

The core configures an FCC to operate as an Ethernet controller using GFMR[MODE]. The receive errors (collision, overrun, nonoctet-aligned frame, short frame, frame too long, and CRC error) are reported through the RxBBD. The transmit errors (underrun, heartbeat, late collision, retransmission limit, and carrier sense lost) are reported through the TxBD.

The user should program the FDSR as described in [Section 29.4, “FCC Data Synchronization Registers \(FDSR_x\)”](#) with FDSR[SYN2] = 0xD5 and FDSR[SYN1] = 0x55.

35.10 Ethernet Command Set

The transmit and receive commands are issued to the CPCR; see [Section 14.4, “Command Set.”](#)

NOTE

Before resetting the CPM, configure TX_EN ($\overline{\text{RTS}}$) to be an input.

Transmit commands that apply to Ethernet are described in [Table 35-3](#).

Table 35-3. Transmit Commands

Command	Description
STOP TRANSMIT	When used with the Ethernet controller, this command violates a specific behavior of an Ethernet/IEEE 802.3 station. It should not be used.
GRACEFUL STOP TRANSMIT	Used to smoothly stop transmission after the current frame finishes sending or undergoes a collision (immediately if there is no frame being sent). FCCE[GRA] is set once transmission stops. Then the Ethernet transmit parameters (including BDs) can be modified by the user. The TBPTR points to the next TxBD in the table. Transmission begins when the R bit of the next BD is set and the RESTART TRANSMIT command is issued. Note that if the GRACEFUL STOP TRANSMIT command is issued and the current transmit frame ends in a collision, the TBPTR points to the beginning of the collided frame with TxBD[R] still set (the frame looks as if it was never sent).
RESTART TRANSMIT	Enables transmission of characters on the transmit channel. It is expected by the Ethernet controller after a GRACEFUL STOP TRANSMIT command or transmitter error (underrun, retransmission limit reached, or late collision). The Ethernet controller resumes transmission from the current TBPTR in the channel TxBD table.
INIT TX PARAMETERS	Initializes all the transmit parameters in this serial channel parameter RAM to their reset state. This command should be issued only when the transmitter is disabled. Note that the INIT TX AND RX PARAMETERS command can also be used to reset the transmit and receive parameters.

Receive commands that apply to Ethernet are described in [Table 35-4](#).

Table 35-4. Receive Commands

Command	Description
ENTER HUNT MODE	After the hardware or software is reset and the channel in the FCC mode register is enabled, the channel is in the receive enable mode and uses the first BD in the table. This command is generally used to force the Ethernet receiver to abort reception of the current frame and enter hunt mode. In hunt mode, the Ethernet controller continually scans the input data stream for a transition of carrier sense from inactive to active followed by a preamble sequence and the start frame delimiter. After receiving the command, the current receive buffer is closed, the error status flags and length field are cleared, RxBD[E] (the empty bit) is set, and the CRC calculation is reset. Further frame reception uses the current RxBD. Note that short frames pending in the internal FIFO may be lost.
INIT RX PARAMETERS	Initializes all the receive parameters in this serial channel parameter RAM to their reset state and should only be issued when the receiver is disabled. Note that the INIT TX AND RX PARAMETERS command can also be used to reset the receive and transmit parameters.
SET GROUP ADDRESS	Used to set one of the 64 bits of the four individual/group address hash filter registers (GADDR[1–4] or IADDR[1–4]). The individual or group address (48 bits) to be added to the hash table should be written to TADDR_L, TADDR_M, and TADDR_H in the parameter RAM prior to executing this command. The CP checks the I/G bit in the address stored in TADDR to determine whether to use the individual hash table or the group hash table. A 0 in the I/G bit indicates an individual address; 1 indicates a group address. This command can be executed at any time, regardless of whether the Ethernet channel is enabled.

If an address from the hash table must be deleted, the Ethernet channel must be disabled, the hash table registers must be cleared, and the SET GROUP ADDRESS command must be executed for the remaining preferred addresses. This is required because the hash table might have mapped multiple addresses to the same hash table bit.

35.11 RMON Support

The Fast Ethernet controller can automatically gather network statistics required for RMON without the need to receive all addresses using promiscuous mode. Setting FPSMR_x[MON] enables RMON support.

The RMON statistics and their corresponding counters in the parameter RAM are described in [Table 35-5](#).

Table 35-5. RMON Statistics and Counters

Statistic	Description	Counter
etherStatsDropEvents	The total number of events in which packets were detected as dropped by the probe due to lack of resources. Note that this may not be the number of packets dropped; it is the number of times this condition is detected.	DISFC
etherStatsOctets	The total number of octets of data (including those in bad packets) received on the network (excluding framing bits but including FCS octets).	OCTC
etherStatsPkts	The total number of packets (including bad packets, broadcast packets, and multicast packets) received.	USPC + OSPC + FRGC + JBRC + P64C + P65C + P128C + P256C + P512C + P1024C
etherStatsBroadcastPkts	The total number of good packets received that were directed to the broadcast address. Note that this does not include multicast packets.	BROC
etherStatsMulticastPkts	The total number of good packets received that were directed to a multicast address. Note that this number does not include packets directed to the broadcast address.	MULC
etherStatsCRCAlignErrors	The total number of packets received that had a length (excluding framing bits but including FCS octets) of between 64 and 1518 octets, inclusive, but had either an integral number of octets (FCS error) or a bad FCS with a non-integral number of octets (alignment error).	CRCEC + ALEC -FRGC -JBRC
etherStatsUndersizePkts	The total number of packets received that were less than 64 octets long (excluding framing bits but including FCS octets) and were otherwise well-formed.	USPC
etherStatsOversizePkts	The total number of packets received that were longer than 1518 octets (excluding framing bits but including FCS octets) and were otherwise well-formed.	OSPC

Table 35-5. RMON Statistics and Counters (continued)

Statistic	Description	Counter
etherStatsFragments	The total number of packets received that were less than 64 octets long (excluding framing bits but including FCS octets) and had either a bad FCS with an integral number of octets (FCS error) or a bad FCS with a non-integral number of octets (alignment error). Note that it is entirely normal for etherStatsFragments to increment, because it counts both runts (which are normal occurrences due to collisions) and noise hits.	FRGC
etherStatsJabbers	The total number of packets received that were longer than 1518 octets (excluding framing bits but including FCS octets) and had either a bad FCS with an integral number of octets (FCS error) or a bad FCS with a non-integral number of octets (alignment error). Note that this definition of jabber is different than the definition in IEEE-802.3 Section 8.2.1.5 (10BASE5) and Section 10.3.1.4 (10BASE2). These documents define jabber as the condition where any packet exceeds 20 ms. The allowed range to detect jabber is between 20 ms and 150 ms.	JBRC
etherStatsCollisions	The best estimate of the total number of collisions on this Ethernet segment.	COLC
etherStatsPkts64Octets	The total number of packets (including bad packets) received that were 64 octets long (excluding framing bits but including FCS octets).	P64C
etherStatsPkts65to127Octets	The total number of packets (including bad packets) received that were between 65 and 127 octets long inclusive (excluding framing bits but including FCS octets).	P65C
etherStatsPkts128to255Octets	The total number of packets (including bad packets) received that were between 128 and 255 octets long inclusive (excluding framing bits but including FCS octets).	P128C
etherStatsPkts256to511Octets	The total number of packets (including bad packets) received that were between 256 and 511 octets long inclusive (excluding framing bits but including FCS octets).	P256C
etherStatsPkts512to1023Octets	The total number of packets (including bad packets) received that were between 512 and 1023 octets long inclusive (excluding framing bits but including FCS octets).	P512C
etherStatsPkts1024to1518Octets	The total number of packets (including bad packets) received that were between 1024 and 1518 octets long inclusive (excluding framing bits but including FCS octets).	P1024C

35.12 Ethernet Address Recognition

The Ethernet controller can filter the received frames based on different addressing types—physical (individual), group (multicast), broadcast (all-ones group address), and promiscuous. The difference between an individual address and a group address is determined by the I/G bit in the destination address field.

Figure 35-4 is a flowchart for address recognition on received frames.




Figure 35-4. Ethernet Address Recognition Flowchart

In the physical type of address recognition, the Ethernet controller compares the destination address field of the received frame with the physical address that the user programs in the PADDR. If it fails, the controller performs address recognition on multiple individual addresses using the IADDR_H/L hash table. Since the controller always checks PADDR and the individual hash, for individual address the user must write zeros to the hash in order to avoid a hash match and ones to PADDR in order to avoid individual address match.

In the group type of address recognition, the Ethernet controller determines whether the group address is a broadcast address. If it is a broadcast and broadcast addresses are enabled, the frame is accepted. If the group address is not a broadcast address, the user can perform address recognition on multiple group addresses using the GADDR_H/L hash table. In promiscuous mode, the Ethernet controller receives all of the incoming frames regardless of their address when an external CAM is not used.

If an external CAM is used for address recognition (FPSMR[CAM] = 1), the user should select promiscuous mode; the frame can be rejected if there is no match in the CAM. If the on-chip address recognition functions detect a match, the external CAM is not accessed. Otherwise, the CPM issues a match transaction to the CAM using the bus on which the data buffers reside. (The data buffer bus is selected in FCRx[DTB]; see [Section 29.7.1, “FCC Function Code Registers \(FCRx\).”](#)) Note that even if the CAM is placed on the local bus and the data buffers are on the 60x bus, match transactions are eventually accessed correctly. That is, the CPM attempts to access the CAM on the 60x bus, but the 60x-to-local-bus bridge logic detects the 60x bus transaction and forwards it to the CAM on the local bus.

35.13 Hash Table Algorithm

The hash table process used in the individual and group hash filtering operates as follows. The Ethernet controller maps any 48-bit address into one of 64 bins, which are represented by the 64 bits in GADDR_H/L or IADDR_H/L. When the SET GROUP ADDRESS command is executed, the Ethernet controller maps the selected 48-bit address in TADDR into one of the 64 bits. This is performed by passing the 48-bit address through the on-chip 32-bit CRC generator and using 6 bits of the CRC-encoded result to generate a number between 1 and 64. Bit 26 of the CRC result selects which address filter registers are used in the hashing process—either GADDR_H/IADDR_H or GADDR_L/IADDR_L—and bits 27–31 of the CRC result select which bit is set.

The same process is used when the Ethernet controller receives a frame. If the CRC generator selects a bit that is set in the group/individual hash table, the frame is accepted; otherwise, it is rejected. The result is that if eight group addresses are stored in the hash table and random group addresses are received, the hash table prevents roughly 56/64 (87.5%) of the group address frames from reaching memory. The core must further filter those that reach memory to determine if they contain one of the eight preferred addresses.

Better performance is achieved by using the group and individual hash tables in combination. For instance, if eight group and eight physical addresses are stored in their respective hash tables, 87.5% of all frames (not just group address frames) are prevented from reaching memory.

The effectiveness of the hash table declines as the number of addresses increases. For instance, with 128 addresses stored in a 64-bin hash table, the vast majority of the hash table bits are set, preventing only a

small fraction of frames from reaching memory. In such instances, an external CAM is advised if the extra bus use cannot be tolerated. See [Section 35.7, “CAM Interface.”](#)

NOTE

The hash tables cannot be used to reject frames that match a set of selected addresses because unintended addresses can map to the same bit in the hash table. Thus, an external CAM must be used to implement this function.

35.14 Interpacket Gap Time

The minimum interpacket gap time for back-to-back transmission is 96 bit-times. The receiver receives back-to-back frames with this minimum spacing. In addition, after the backoff algorithm, the transmitter waits for carrier sense to be negated before retransmitting the frame. The retransmission begins 96 bit times after carrier sense is negated if it stays negated for at least 64 bit times. So if there is no change in the carrier sense indication during the first 64 bit-times (16 serial clocks), the retransmission begins 96 clocks after carrier sense is first negated

35.15 Handling Collisions

If a collision occurs during frame transmission, the Ethernet controller continues transmission for at least 32-bit times, transmitting a jam pattern of 32 ones. If the collision occurs during the preamble sequence, the jam pattern is sent after the sequence ends.

If a collision occurs within 64 byte times, the process is retried. The transmitter waits a random number of slot times. (A slot time is 512 bit times.) If a collision occurs after 64 byte times, no retransmission is performed, FCCE[TXE] is set, and the buffer is closed with a late-collision error indication in TxBD[LC]. If a collision occurs during frame reception, reception is stopped. This error is reported only in the RxBD if the frame is at least as long as the MINFLR or if FPSMR[RSH] = 1.

35.16 Internal and External Loopback

Both internal and external loopback are supported by the Ethernet controller. In loopback mode, both receive and transmit FIFO buffers are used and the FCC operates in full-duplex. Both internal and external loopback are configured using combinations of FPSMR[LPB] and GFMR[DIAG]. Because of the full-duplex nature of the loopback operation, the performance of the other FCCs is degraded.

Internal loopback disconnects the FCC from the SI. The receive data is connected to the transmit data. The transmitted data from the transmit FIFO is received immediately into the receive FIFO. There is no heartbeat check in this mode.

In external loopback operation, the Ethernet controller listens for data received from the PHY while it is sending.

35.17 Ethernet Error-Handling Procedure

The Ethernet controller reports frame reception and transmission error conditions using the channel BDs, the error counters, and the FCC event register.

Transmission errors are described in [Table 35-6](#).

Table 35-6. Transmission Errors

Error	Response
Transmitter underrun	The controller sends 32 bits that ensure a CRC error, terminates buffer transmission, closes the buffer, sets TxBD[UN] and FCCE[TXE]. The controller resumes transmission after receiving the RESTART TRANSMIT command.
Carrier sense lost during frame transmission	If no collision is detected in the frame, the controller sets TxBD[CSL] and FCCE[TXE], and it continues the buffer transmission normally. No retries are performed as a result of this error.
Retransmission attempts limit expired	The controller terminates buffer transmission, closes the buffer, sets TxBD[RL] and FCCE[TXE]. Transmission resumes after receiving the RESTART TRANSMIT command.
Late collision	The controller terminates buffer transmission, closes the buffer, sets TxBD[LC] and FCCE[TXE]. The controller resumes transmission after receiving the RESTART TRANSMIT command. Note that late collision parameters are defined in FPSMR[LCW].

Reception errors are described in [Table 35-7](#).

Table 35-7. Reception Errors

Error	Description
Overrun error	The Ethernet controller maintains an internal FIFO buffer for receiving data. If a receiver FIFO buffer overrun occurs, the controller writes the received data byte to the internal FIFO buffer over the previously received byte. The previous data byte and frame status are lost. The controller closes the buffer, sets RxB[OV] and FCCE[RXF], and increments the discarded frame counter (DISFC). The receiver then enters hunt mode.
Busy error	A frame is received and discarded due to a lack of buffers. The controller sets FCCE[BSY] and increments the discarded frame counter (DISFC).
Non-octet error (dribbling bits)	The Ethernet controller handles a nibble of dribbling bits when the receive frame terminates as nonoctet aligned and it checks the CRC of the frame on the last octet boundary. If there is a CRC error, the frame nonoctet aligned (RxB[NO]) error is reported, FCCE[RXF] is set, and the alignment error counter (ALEC) in the parameter RAM is incremented. If there is no CRC error, no error is reported.
CRC error	When a CRC error occurs, the controller closes the buffer, and sets RxB[CR] and FCCE[RXF]. Also, the CRC error counter (CRCEC) in the parameter RAM is incremented. After receiving a frame with a CRC error, the receiver enters hunt mode. CRC checking cannot be disabled, but the CRC error can be ignored if checking is not required.

35.18 Fast Ethernet Registers

The following sections describe registers used for configuring and operating the Fast Ethernet controller.

35.18.1 FCC Ethernet Mode Register (FPSMR)

In Ethernet mode, the FCC protocol-specific mode register, shown in [Figure 35-5](#), functions as the Ethernet mode register.

	0	1	2	3	4	5	6	7	8	9	10	11	12		15
Field	HBC	FC	SBT	LPB	LCW	FDE	MON	—	—	PRO	FCE	RSH	—	—	—
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x0x11304 (FPSMR1), 0x0x11324 (FPSMR2), 0x0x11324 (FPSMR3)														
	16			20	21	22	23	24	25	26					31
Field	—	—	—	—	CAM	BRO	ECM	CRC	—	—	—	—	—	—	—
Reset	0000_0000_0000_0000														
R/W	R/W														
Addr	0x11306 (FPSMR1), 0x11326 (FPSMR2), 0x11326 (FPSMR3)														

Figure 35-5. FCC Ethernet Mode Registers (FPSMR)

Table 35-8 describes FPSMR fields.

Table 35-8. FPSMR Ethernet Field Descriptions

Bits	Name	Description
0	HBC	Heartbeat checking 0 Heartbeat checking is not performed. Do not wait for a collision after transmission. 1 Wait 40 transmit serial clocks for a collision asserted by the transceiver after transmission. TxBD[HB] is set if the heartbeat is not heard within 40 transmit serial clocks.
1	FC	Force collision 0 Normal operation. 1 The controller forces a collision on transmission of every transmit frame. The PowerQUICC II should be configured in loopback operation when using this feature, which allows the user to test the PowerQUICC II collision logic. It causes the retry limit to be exceeded for each transmit frame.
2	SBT	Stop backoff timer 0 The backoff timer functions normally. 1 The backoff timer (for the random wait after a collision) is stopped whenever carrier sense is active. In this method, the retransmission is less aggressive than the maximum allowed in the IEEE 802.3 standard. The persistence (P_PER) feature in the parameter RAM can be used in combination with the SBT bit (or in place of the SBT bit).
3	LPB	Local protect bit 0 Receiver is blocked when transmitter sends (default). 1 Receiver is not blocked when transmitter sends. Must be set for full-duplex operation. For loopback operation, GFMR[DIAG] must be programmed also; see Section 29.2, "General FCC Mode Registers (GFMRx)."
4	LCW	Late collision window 0 A late collision is any collision that occurs at least 64 bytes from the preamble. 1 A late collision is any collision that occurs at least 56 bytes from the preamble.
5	FDE	Full duplex Ethernet 0 Disable full-duplex. 1 Enable full-duplex. Must be set if FPSMR[LPB] is set or external loopback is performed.
6	MON	RMON mode 0 Disable RMON mode. 1 Enable RMON mode.

Table 35-8. FPSMR Ethernet Field Descriptions (continued)

Bits	Name	Description
7–8	—	Reserved, should be cleared.
9	PRO	Promiscuous 0 Check the destination address of incoming frames. 1 Receive the frame regardless of its address. A CAM can be used for address filtering when FSMR[CAM] is set.
10	FCE	Flow control enable 0 Flow control is not enabled. 1 Flow control is enabled.
11	RSH	Receive short frames 0 Discard short frames (frames smaller than the value specified in MINFLR). 1 Receive short frames.
12–20	—	Reserved, should be cleared.
21	CAM	CAM address matching 0 Normal operation. 1 Use the CAM for address matching; CAM result (16 bits) is added at the end of the frame.
22	BRO	Broadcast address 0 Receive all frames containing the broadcast address. 1 Reject all frames containing the broadcast address unless FSMR[PRO] = 1.
23	ECM	• Enable CAM miss. Valid only when the CAM is enabled. This bit interacts with RxBD[CMR]. 0 Discard frames that miss in the CAM. 1 Receive frames that miss in the CAM.
24–25	CRC	CRC selection 0x Reserved. 10 32-bit CCITT-CRC (Ethernet). $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X^1 + 1$. Select this to comply with Ethernet specifications. 11 Reserved.
26–31	—	Reserved, should be cleared.

35.18.2 Ethernet Event Register (FCCE)/Mask Register (FCCM)

The FCCE, shown in [Figure 35-6](#), is used as the Ethernet event register when the FCC functions as an Ethernet controller. It generates interrupts and reports events recognized by the Ethernet channel. On recognition of an event, the Ethernet controller sets the corresponding FCCE bit. Interrupts generated by this register can be masked in the Ethernet mask register (FCCM).

The FCCM has the same bit format as FCCE. Setting an FCCM bit enables and clearing a bit masks the corresponding interrupt in the FCCE.

The FCCE can be read at any time. Bits are cleared by writing ones; writing zeros does not affect bit values. Unmasked FCCE bits must be cleared before the CP clears the internal interrupt request.

Figure 35-6. Ethernet Event Register (FCCE)/Mask Register (FCCM)

	0	7	8	9	10	11	12	13	14	15
Field	—		GRA	RXC	TXC	TXE	RXF	BSY	TXB	RXB

Figure 35-6. Ethernet Event Register (FCCE)/Mask Register (FCCM)


Reset	0000_0000_0000_0000
R/W	R/W
Addr	0x0x11310 (FCCE1), 0x0x11330 (FCCE2), 0x0x11350 (FCCE3)/ 0x0x11314 (FCCM1), 0x0x11334 (FCCM2), 0x0x11354 (FCCM3)
	16 31
Field	—
Reset	0000_0000_0000_0000
R/W	R/W
Addr	0x11312 (FCCE1), 0x11332 (FCCE2), 0x11352 (FCCE3)/ 0x11316 (FCCM1), 0x11336 (FCCM2), 0x11356 (FCCM3)

Table 35-9 describes FCCE/FCCM fields.

Table 35-9. FCCE/FCCM Field Descriptions


Bits	Name	Description
0–7	—	Reserved, should be cleared.
8	GRA	Graceful stop complete. A graceful stop, initiated by the GRACEFUL STOP TRANSMIT command, is complete. When the command is issued, GRA is set as soon the transmitter finishes sending a frame in progress. If no frame is in progress, GRA is set immediately.
9	RXC	RX control. A control frame has been received (FSMR[FCE] must be set). As soon as the transmitter finishes sending the current frame, a pause operation is performed.
10	TXC	TX control. An out-of-sequence frame was sent.
11	TXE	Tx error. An error occurred on the transmitter channel.
12	RXF	Rx frame. Set when a complete frame is received on the Ethernet channel.
13	BSY	Busy condition. Set when a frame is received and discarded due to a lack of buffers.
14	TXB	Tx buffer. Set when a buffer has been sent on the Ethernet channel.
15	RXB	Rx buffer. A buffer that was not a complete frame is received on the Ethernet channel.
16–31	—	Reserved, should be cleared.

Figure 35-7 shows interrupts that can be generated in the Ethernet protocol.



Notes:

1. RXB event assumes receive buffers are 64 bytes each.
2. The RXF interrupt may occur later than RX_DV due to receive FIFO latency.



Notes:

1. TXB events assume the frame required two transmit buffers.
2. The GRA event assumes a graceful stop transmit command was issued during frame transmission.

Legend:

P = Preamble, SFD = Start frame delimiter, DA and SA = Destination/Source address, T/L = Type/Length, D = Data, CR = CRC bytes

Figure 35-7. Ethernet Interrupt Events Example

NOTE

The FCC status register is not valid for the Ethernet protocol. The current state of the MII signals can be read through the parallel ports.

35.19 Ethernet RxBDs

The Ethernet controller uses the RxBD to report information about the received data for each buffer. [Figure 35-8](#) shows the FCC Ethernet RxBD format.




Figure 35-8. Fast Ethernet Receive Buffer (RxBd)

Table 35-10 describes Ethernet RxBd fields.

Table 35-10. RxBd Field Descriptions

Bits	Name	Description
0	E	Empty 0 The buffer associated with this RxBd is full or reception terminated due to an error. The core can examine or read to any fields of this RxBd. The CP does not use this BD as long as E = 0. 1 The associated buffer is empty. The RxBd and buffer are owned by the CP. Once E = 1, the core should not write any fields of this RxBd.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in RxBd table) 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data into the first BD that RBASE points to in the table. The number of RxBds in this table is programmable and determined only by the W bit. The RxBd table must contain more than one BD in Ethernet mode.
3	I	Interrupt 0 No interrupt is generated after this buffer is used. 1 FCCE[RXB] or FCCE[RXF] are set when this buffer is used by the Ethernet controller. These two bits can cause interrupts if they are enabled.
4	L	Last in frame. Set by the Ethernet controller when this buffer is the last in a frame. This implies the end of the frame or a reception error, in which case one or more of the CL, OV, CR, SH, NO, and LG bits are set. The Ethernet controller writes the number of frame octets to the data length field. 0 Not the last buffer in a frame. 1 Last buffer in a frame.
5	F	First in frame. Set by the Ethernet controller when this buffer is the first in a frame. 0 Not the first buffer in a frame. 1 First buffer in a frame.
6	CMR	CAM match result for the frame. Set by the Ethernet controller when using a CAM for address matching and FPSMR[ECM] = 1. Valid only if the L bit is set. 0 A hit in the CAM. 1 A miss in the CAM.
7	M	Miss. Set by the Ethernet controller for frames that are accepted in promiscuous mode, but are flagged as a miss by the internal address recognition. Thus, while using promiscuous mode, the user uses the miss bit to determine quickly whether the frame is destined for this station. Valid only if RxBd[I] is set. 0 The frame is received because the address is recognized. 1 The frame is received because of promiscuous mode (address is not recognized).

Table 35-10. RxBD Field Descriptions (continued)

Bits	Name	Description
8	BC	Broadcast address. Valid only for the last buffer in a frame (RxBD[L] = 1). The received frame address is the broadcast address.
9	MC	Multicast address. Valid only for the last buffer in a frame (RxBD[L] = 1). The received frame address is a multicast address other than a broadcast address.
10	LG	Rx frame length violation. A frame length greater than the MFLR (maximum frame length) defined for this FCC is recognized.
11	NO	Rx nonoctet aligned frame. A frame that contained a number of bits not divisible by eight is received and the CRC check at the preceding byte boundary generated an error.
12	SH	Short frame. A frame length less than the MINFLR (minimum frame length) defined for this channel is recognized. This indication is possible only if the FPSMR[RSH] = 1.
13	CR	Rx CRC error. This frame contains a CRC error.
14	OV	Overflow. A receiver overrun occurred during frame reception.
15	CL	Collision. This frame is closed because a collision occurred during frame reception. Set only if a late collision occurs or if FPSMR[RSH] is set. The late collision definition is determined by the setting of FPSMR[LCW].

Data length is the number of octets the CP writes into this BD data buffer. It is written by the CP as the buffer is closed. When this BD is the last BD in the frame (RxBD[L] = 1), the data length contains the total number of frame octets (including four bytes for CRC). Note that at least as much memory should be allocated for each receive buffer as the size specified in MRBLR. MRBLR should be divisible by 32 and not less than 64.

The receive buffer pointer, which points to the first location of the associated data buffer, can reside in external memory. This value must be divisible by 16.

When a received frame's data length is an exact multiple of MRBLR, the last BD contains only the status and total frame length.

NOTE

At least two BDs must be prepared before beginning reception.

Figure 35-9 shows how RxBDs are used during Ethernet reception.




Figure 35-9. Ethernet Receiving Using RxBDs

35.20 Ethernet TxBDs

Data is sent to the Ethernet controller for transmission on an FCC channel by arranging it in buffers referenced by the channel’s TxBD table. The Ethernet controller uses TxBDs to confirm transmission or indicate errors so the core knows when buffers have been serviced. Figure 35-10 shows the FCC Ethernet TxBD format.




Figure 35-10. Fast Ethernet Transmit Buffer (TxBD)

Table 35-11 describes Ethernet TxBD fields.

Table 35-11. Ethernet TxBD Field Definitions

Field	Name	Description
0	R	Ready 0 The buffer associated with this BD is not ready for transmission; the user can manipulate this BD or its associated buffer. The CP clears R after the buffer has been sent or after an error. 1 The buffer is ready to be sent. The buffer is either waiting or in the process of being sent. The user cannot change fields in this BD or its associated buffer once R = 1.
1	PAD	Short frame padding. Valid only when L = 1; otherwise, it is ignored. 0 Do not add PADs to short frames. 1 Add PADs to short frames. PAD bytes are inserted until the length of the transmitted frame equals the MINFLR. The PAD bytes are stored in a buffer pointed to by PAD_PTR in the parameter RAM.
2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer is used, the CP receives incoming data into the first BD that TBASE points to in the table. The number of TxBDs in this table is programmable and determined only by the W bit. The TxBD table must contain more than one BD in Ethernet mode.
3	I	Interrupt 0 No interrupt is generated after this buffer is serviced. 1 FCCE[TXB] or FCCE[TXE] is set after this buffer is serviced. These bits can cause interrupts if they are enabled.
4	L	Last 0 Not the last buffer in the transmit frame. 1 Last buffer in the current transmit frame.
5	TC	Tx CRC. Valid only when the L bit is set; otherwise, it is ignored. 0 End transmission immediately after the last data byte. 1 Transmit the CRC sequence after the last data byte.
6	DEF	Defer indication. This frame did not have a collision before it was sent but it was sent late because of deferring.
7	HB	Heartbeat. The collision input is not asserted within 40 transmit serial clocks following completion of transmission. This bit cannot be set unless FPSMR[HBC] = 1. Written by the Ethernet controller after sending the associated buffer.
8	LC	Late collision. A collision occurred after the number of bytes defined in FPSMR[LCW] (56 or 64) are sent. The Ethernet controller terminates the transmission and updates LC after sending the buffer.
9	RL	Retransmission limit. The transmitter failed (RET_LIM + 1) attempts to successfully send a message due to repeated collisions. The Ethernet controller updates RL after sending the buffer.

Table 35-11. Ethernet TxBD Field Definitions (continued)

Field	Name	Description
10–13	RC	Retry count. Indicates the number of retries required for this frame to be successfully sent. If RC = 0, the frame is sent correctly the first time. If RC = 15 and RET_LIM = 15 in the parameter RAM, 15 retries were needed. If RC = 15 and RET_LIM > 15, 15 or more retries were needed. The Ethernet controller updates RC after sending the buffer.
14	UN	Underrun. The Ethernet controller encountered a transmitter underrun condition while sending the associated buffer. The Ethernet controller updates UN after sending the buffer.
15	CSL	Carrier sense lost. Carrier sense is lost during frame transmission. The Ethernet controller updates CSL after sending the buffer.

Data length is the number of octets the Ethernet controller should transmit from this BD data buffer. This value should be greater than zero. The CP never modifies the data length in a TxBD.

Tx data buffer pointer, which contains the address of the associated data buffer, can be even or odd. The buffer can reside in external memory. The CP never modifies the buffer pointer.

Chapter 36

FCC HDLC Controller

Layer 2 of the seven-layer OSI model is the data link layer (DLL), in which HDLC is one of the most common protocols. The framing structure of HDLC is shown in [Figure 36-1](#). HDLC uses a zero insertion/deletion process (commonly known as bit stuffing) to ensure that the bit pattern of the delimiter flag does not occur in the fields between flags. The HDLC frame is synchronous and therefore relies on the physical layer for a method of clocking and of synchronizing the transmitter/receiver.

Because the layer 2 frame can be transmitted over a point-to-point link, a broadcast network, or a packet-and-circuit switched system, an address field is needed for the frame's destination address. The length of this field is commonly 0, 8, or 16 bits, depending on the data link layer protocol. For instance, SDLC and LAPB use an 8-bit address and SS#7 has no address field because it is used always in point-to-point signaling links. LAPD further divides its 16-bit address into different fields to specify various access points within one device. It also defines a broadcast address. Some HDLC-type protocols also permit extended addressing beyond 16 bits.

The 8- or 16-bit control field provides a flow-control number and defines the frame type (control or data). The exact use and structure of this field depends upon the protocol using the frame. Data is transmitted in the data field, which can vary in length depending upon the protocol using the frame. Layer 3 frames are carried in this data field.

Error control is implemented by appending a cyclic redundancy check (CRC) to the frame, which in most protocols is 16-bits long but can be as long as 32-bits. In HDLC, the lsb of each octet is transmitted first and the msb of the CRC is transmitted first.

When GFMR[MODE] selects HDLC mode, that FCC functions as an HDLC controller. When an FCC in HDLC mode is used with a nonmultiplexed modem interface, the FCC outputs are connected directly to the external pins. Modem signals can be supported through the appropriate port pins. The receive and transmit clocks can be supplied either externally or from the bank of baud-rate generators. The HDLC controller can also be connected to one of the TDM channels of the serial interface and used with the TSA. The HDLC controller consists of separate transmit and receive sections whose operations are asynchronous with the core and can either be synchronous or asynchronous with other FCCs. The user can allocate external buffer descriptors (BDs) for receive and transmit tasks so many frames can be sent or received without core intervention.

36.1 Key Features

Key features of the HDLC include the following:

- Flexible data buffers with multiple buffers per frame
- Separate interrupts for frames and buffers (receive and transmit)
- Received frames threshold to reduce interrupt overhead

- Four address comparison registers with masks
- Maintenance of four 16-bit error counters
- Flag/abort/idle generation and detection
- Zero insertion/deletion
- 16- or 32-bit CRC-CCITT generation/checking
- Detection of nonoctet-aligned frames
- Detection of frames that are too long
- Programmable flags (0–15) between successive frames
- External BD table
- Up to T3 rate
- Support of time stamp mode for Rx frames
- Support of nibble mode HDLC (4 bits per clocks)

36.2 HDLC Channel Frame Transmission Processing

The HDLC transmitter is designed to work with almost no core intervention. When the core enables a transmitter, it starts sending flags or idles as programmed in the HDLC mode register (FPSMR). The HDLC controller polls the first BD in the transmit channel BD table. When there is a frame to transmit, the HDLC controller fetches the data (address, control, and information) from the first buffer and begins sending the frame after first inserting the user-specified minimum number of flags between frames. When the end of the current buffer is reached and TxBD[L] (last buffer in frame) is set, the FCC appends the CRC (if selected) and closing flag. In HDLC, the lsb of each octet and the msb of the CRC are sent first. [Figure 36-1](#) shows a typical HDLC frame.

Opening Flag	Address	Control	Information (Optional)	CRC	Closing Flag
8 Bits	16 Bits	8 Bits	$8n$ Bits	16 Bits	8 Bits

Figure 36-1. HDLC Framing Structure

After the closing flag is sent, the HDLC controller writes the frame status bits into the BD and clears the R bit. When the end of the current BD is reached and the L (last) bit is not set (working in multibuffer mode), only the R bit is cleared. In either mode, an interrupt can be issued if the I bit in the TxBD is set. The HDLC controller then proceeds to the next TxBD in the table. In this way, the core can be interrupted after each buffer, after a specific buffer, after each frame, or after a number of frames.

To rearrange the transmit queue before the CP has sent all buffers, issue the STOP TRANSMIT command. This can be useful for sending expedited data before previously linked buffers or for error situations. When receiving the STOP TRANSMIT command, the HDLC controller aborts the current frame transmission and starts transmitting idles or flags. When the HDLC controller is given the RESTART TRANSMIT command, it resumes transmission. To insert a high-priority frame without aborting the current frame, the GRACEFUL STOP TRANSMIT command can be issued. A special interrupt (GRA) can be generated in the event register when the current frame is complete.

36.3 HDLC Channel Frame Reception Processing

The HDLC receiver is designed to work with almost no core intervention and can perform address recognition, CRC checking, and maximum frame length checking. The received frame is available for any HDLC-based protocol. When the core enables a receiver, the receiver waits for an opening flag character. When it detects the first byte of the frame, the HDLC controller compares the frame address against the user-programmable addresses. The user has four 16-bit address registers and an address mask available for address matching. The HDLC controller compares the received address field to the user-defined values after masking with the address mask. The HDLC controller can also detect broadcast (all ones) address frames if one address register is written with all ones.

If a match is detected, the HDLC controller checks the prefetched BD; if it is empty, it starts transferring the incoming frame to the BD's associated buffer. When the buffer is full, the HDLC controller clears BD[E] and generates an interrupt if BD[I] = 1. If the incoming frame is larger than the buffer, the HDLC controller fetches the next BD in the table and, if it is empty, continues transferring the frame to the associated buffer.

During this process, the HDLC controller checks for frames that are too long. When the frame ends, the CRC field is checked against the recalculated value and written to the buffer. The data length written to the last BD in the HDLC frame is the length of the entire frame. This enables HDLC protocols that lose frames to correctly recognize a frame-too-long condition.

The HDLC controller then sets the last buffer in frame bit, writes the frame status bits into the BD, and clears the E bit and fetches the next BD. The HDLC controller then generates a maskable interrupt, indicating that a frame was received and is in memory. The HDLC controller then waits for a new frame. Back-to-back frames can be received separated only by a single shared flag.

The user can configure the HDLC controller not to interrupt the core until a specified number of frames have been received. This is configured in the received frames threshold (RFTHR) location of the parameter RAM. This function can be combined with a timer to implement a time-out if fewer than the threshold number of frames are received.

36.4 HDLC Parameter RAM

When an FCC operates in HDLC mode, the protocol-specific area of the FCC parameter RAM is mapped with the HDLC-specific parameters in [Table 36-1](#).

Table 36-1. FCC HDLC-Specific Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x3C	—	2 Words	Reserved
0x44	C_MASK	Word	CRC constant. For the 16-bit CRC-CCITT, initialize C_MASK to 0x0000_F0B8. For the 32-bit CRC-CCITT, initialize C_MASK to 0xDEBB_20E3.
0x48	C_PRE	Word	CRC preset. For the 16-bit CRC-CCITT, initialize C_PRE to 0x0000_FFFF. For the 32-bit CRC-CCITT, initialize C_PRE to 0xFFFF_FFFF.
0x4C	DISFC ²	Hword	Discard frame counter. Counts error-free frames discarded due to lack of buffers.

Table 36-1. FCC HDLC-Specific Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x4E	CRCEC ²	Hword	CRC error counter. Counts frames not addressed to the user or frames received in the BSY condition, but does not include overrun, \overline{CD} lost, or abort errors.
0x50	ABTSC ²	Hword	Abort sequence counter
0x52	NMARC ²	Hword	Nonmatching address Rx counter. Counts nonmatching addresses received (error-free frames only). See the HMASK and HADDR[1–4] parameter description.
0x54	MAX_CNT	Word	Max_length counter. Temporary decrementing counter that tracks frame length.
0x58	MFLR	Hword	Max frame length register. If the HDLC controller detects an incoming HDLC frame that exceeds the user-defined value in MFLR, the rest of the frame is discarded and the LG (Rx frame too long) bit is set in the last BD belonging to that frame. The HDLC controller waits for the end of the frame and then reports the frame status and length in the last RxB. MFLR includes all in-frame bytes between the opening and closing flags (address, control, data, and CRC).
0x5A	RFTHR	Hword	Received frames threshold. Used to reduce the interrupt overhead that might otherwise occur when a series of short HDLC frames arrives, each causing an RXF interrupt. By programming RFTHR, the user lowers the frequency of RXF interrupts, which occur only when the RFTHR value is reached. Note that the user should provide enough empty RxBs to receive the number of frames specified in RFTHR.
0x5C	RFCNT	Hword	Received frames count. A decrementing counter used to implement this feature. Initialize this counter with RFTHR.
0x5E	HMASK	Hword	HMASK and HADDR[1–4]. The HDLC controller reads the frame address from the HDLC receiver, checks it against the four address register values, and masks the result with HMASK. In HMASK, a 1 represents a bit position for which address comparison should occur; 0 represents a masked bit position. When addresses match, the address and subsequent data are written into the buffers. When addresses do not match and the frame is error-free, the nonmatching address received counter (NMARC) is incremented. Note that for 8-bit addresses, mask out (clear) the eight high-order bits in HMASK. The eight low-order bits and HADDRx should contain the address byte that immediately follows the opening flag. For example, to recognize a frame that begins 0x7E (flag), 0x68, 0xAA, using 16-bit address recognition, HADDRx should contain 0xAA68 and HMASK should contain 0xFFFF. See Figure 36-2 .
0x60	HADDR1	Hword	
0x62	HADDR2	Hword	
0x64	HADDR3	Hword	
0x66	HADDR4	Hword	
0x68	TS_TMP	Hword	Temporary storage
0x6A	TMP_MB	Hword	Temporary storage

¹ Offset from FCC base: 0x8400 (FCC1), 0x8500 (FCC2) and 0x8600 (FCC3); see [Section 14.5.2, “Parameter RAM.”](#)

² DISFC, CRCEC, ABTSC, and NMARC—These 16-bit (modulo 216) counters are maintained by the CP. The user can initialize them while the channel is disabled.

[Figure 36-2](#) shows an example of using HMASK and HADDR[1–4].




Figure 36-2. HDLC Address Recognition Example

36.5 Programming Model

The core configures each FCC to operate in the protocol specified in GFMR[MODE]. The HDLC controller uses the same data structure as other modes. This data structure supports multibuffer operation and address comparisons.

36.5.1 HDLC Command Set

The transmit and receive commands are issued to the CPR; see [Section 14.4, “Command Set.”](#)

[Table 36-2](#) describes the transmit commands that apply to the HDLC controller.

Table 36-2. Transmit Commands

Command	Description
STOP TRANSMIT	After the hardware or software is reset and the channel is enabled in the FCC mode register, the channel is in transmit enable mode and starts polling the first BD in the table every 256 transmit clocks (immediately if FTODR[TOD] = 1). STOP TRANSMIT command disables the transmission of frames on the transmit channel. If this command is received by the HDLC controller during frame transmission, transmission is aborted after a maximum of 64 additional bits are sent and the transmit FIFO buffer is flushed. The TBPTR is not advanced, no new BD is accessed, and no new frames are sent for this channel. The transmitter sends an abort sequence consisting of 0x7F (if the command was given during frame transmission) and begins sending flags or idles, as indicated by the HDLC mode register. Note that if FPSMR[MFF] = 1, one or more small frames can be flushed from the transmit FIFO buffer. The GRACEFUL STOP TRANSMIT command can be used to avoid this.
GRACEFUL STOP TRANSMIT	Used to stop transmission smoothly rather than abruptly, as performed by the regular STOP TRANSMIT command. It stops transmission after the current frame finishes sending or immediately if no frame is being sent. FCCE[GRA] is set once transmission has stopped. Then the HDLC transmit parameters (including BDs) can be modified. The TBPTR points to the next TxBD in the table. Transmission begins once the R bit of the next BD is set and the RESTART TRANSMIT command is issued.

Table 36-2. Transmit Commands (continued)

Command	Description
RESTART TRANSMIT	Enables character transmission on the transmit channel. This command is expected by the HDLC controller after a STOP TRANSMIT command, after a STOP TRANSMIT command is issued and the channel in its FCC mode register is disabled, after a GRACEFUL STOP TRANSMIT command, or after a transmitter error (underrun or \overline{CTS} lost with no automatic frame retransmission). The HDLC controller resumes sending from the current TBPTR in the channel TxBD table.
INIT TX PARAMETERS	Initializes all transmit parameters in this serial channel parameter RAM to their reset state. This command should only be issued when the transmitter is disabled. Notice that the INIT TX AND RX PARAMETERS command can also be used to reset the transmit and receive parameters.

Table 36-3 describes the receive commands that apply to the HDLC controller.

Table 36-3. Receive Commands

Command	Description
ENTER HUNT MODE	After the hardware or software is reset and the channel is enabled in the FCC mode register, the channel is in receive enable mode and uses the first BD in the table. The ENTER HUNT MODE command is generally used to force the HDLC receiver to abort reception of the current frame and enter the hunt mode. In hunt mode, the HDLC controller continually scans the input data stream for the flag sequence. After receiving the command, the current receive buffer is closed, the error status flags and length field are cleared, RxBD[E] (the empty bit) is set, and the CRC calculation is reset. Further frame reception uses the current RxBD.
INIT RX PARAMETERS	Initializes all the receive parameters in this serial channel parameter RAM to their reset state and should be issued only when the receiver is disabled. Notice that the INIT TX AND RX PARAMETERS command resets both receive and transmit parameters.

36.5.2 HDLC Error Handling

The HDLC controller reports frame reception and transmission error conditions using the channel BDs, error counters, and HDLC event register (FCCE). Table 36-4 describes HDLC transmission errors, which are reported through the TxBD.

Table 36-4. HDLC Transmission Errors

Error	Description
Transmitter Underrun	When this error occurs, the channel terminates buffer transmission, transmit an ABORT sequence (a sequence which will generate CRC error on the frame), closes the buffer, sets the underrun (U) bit in the BD, and generates the TXE interrupt if it is enabled. The channel resumes transmission after receiving the RESTART TRANSMIT command.
\overline{CTS} Lost during Frame Transmission	When this error occurs, the channel terminates buffer transmission, closes the buffer, sets TxBD[CT], and generates a TXE interrupt (if it is enabled). The channel resumes transmission after receiving the RESTART TRANSMIT command.

Table 36-5 describes HDLC reception errors, which are reported through the RxBD.

Table 36-5. HDLC Reception Errors

Error	Description																
Overrun Error	The HDLC controller maintains an internal FIFO buffer for receiving data. The CP begins programming the SDMA channel and updating the CRC whenever data is received in the FIFO buffer. When a receive FIFO overrun occurs, the channel writes the received data byte to the internal FIFO buffer over the previously received byte. The previous byte and the frame status are lost. The channel closes the buffer with RxBD[OV] set and generates the RXF interrupt if it is enabled. The receiver then enters hunt mode. Even if the overrun occurs during a frame whose address is not matched in the address recognition logic, an RxBD with data length two is opened to report the overrun and the RXF interrupt is generated if it is enabled.																
\overline{CD} Lost During Frame Reception	When this error occurs, the channel terminates frame reception, closes the buffer, sets RxBD[CD], and generates the RXF interrupt if it is enabled. This error has highest priority. The rest of the frame is lost and other errors are not checked in that frame. At this point, the receiver enters hunt mode. If \overline{CD} is Lost during the first 8 serial bits it will not be reported as \overline{CD} Lost error and there will be no indication of error.																
Abort Sequence	The HDLC controller detects an abort sequence when seven or more consecutive ones are received. When this error occurs and the HDLC controller receives a frame, the channel closes the buffer by setting RxBD[AB] and generates the RXF interrupt (if enabled). The channel also increments the abort sequence counter. The CRC and nooctet error status conditions are not checked on aborted frames. The receiver then enters hunt mode. When an abort sequence is received, the user is given no indication that an HDLC controller is not currently receiving a frame.																
Nooctet Aligned Frame	When this error occurs, the channel writes the received data to the data buffer, closes the buffer, sets the Rx nooctet aligned frame bit RxBD[NO], and generates the RXF interrupt (if it is enabled). The CRC error status should be disregarded on nooctet frames. After a nooctet aligned frame is received, the receiver enters hunt mode. An immediate back-to-back frame is still received. The nooctet data portion may be derived from the last byte in the buffer by finding the least-significant set bit, which marks the end of valid data as follows: <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">msb</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td style="text-align: center;">lsb</td> </tr> <tr> <td colspan="4" style="text-align: center;">Valid data</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> </table>	msb							lsb	Valid data				1	0	0	0
msb							lsb										
Valid data				1	0	0	0										
CRC Error	When this error occurs, the channel writes the received CRC to the data buffer, closes the buffer, sets RxBD[CR], and generates the RXF interrupt (if it is enabled). The channel also increments the CRC error counter. After receiving a frame with a CRC error, the receiver enters hunt mode. An immediate back-to-back frame is still received. CRC checking cannot be disabled, but the CRC error can be ignored if checking is not required.																

36.6 HDLC Mode Register (FPSMR)

When an FCC is configured for HDLC mode, the FPSMR is used as the HDLC mode register, shown in [Figure 36-3](#).




Figure 36-3. HDLC Mode Register (FPSMR)

The FPSMR fields are described in [Table 36-6](#).

Table 36-6. FPSMR Field Descriptions ¹

Bits	Name	Description
0–3	NOF	Number of flags. Minimum number of flags between or before frames (0–15 flags). If NOF = 0000, no flags are inserted between the frames. Thus, for back-to-back frames, the closing flag of one frame is immediately followed by the opening flag of the next frame.
4	FSE	Flag sharing enable. This bit is valid only if GFMR[RTSM] is set. 0 Normal operation 1 If NOF = 0000, a single shared flag is transmitted between back-to-back frames. Other values of NOF are decremented by 1 when FSE is set. This is useful in signaling system #7 applications.
5	MFF	Multiple frames in FIFO. Setting MFF applies only when in \overline{RTS} mode (GFMRx[RTSM] = 1). 0 Normal operation. The transmit FIFO buffer must never contain more than one HDLC frame. The \overline{CTS} lost status is reported accurately on a per-frame basis. The receiver is not affected by this bit. 1 The transmit FIFO buffer can contain multiple frames, but lost \overline{CTS} is not guaranteed to be reported on the exact buffer/frame it occurred on. This option, however, can improve the performance of HDLC transmissions for small back-to-back frames or if the user prefers to strongly limit the number of flags sent between frames. MFF does not affect the receiver. Refer to note 1 at the end of this table.
7–8	—	Reserved, should be cleared.
9	TS	Time stamp 0 Normal operation. 1 A 32-bit time stamp is added at the beginning of the receive BD data buffer, thus the buffer pointer must be (32-byte aligned - 4). The BD's data length does not include the time stamp. See Section 14.3.8, "RISC Time-Stamp Control Register (RTSCR)."
10–15	—	Reserved, should be cleared.

Table 36-6. FPSMR Field Descriptions (continued)¹

Bits	Name	Description
16	NBL	Nibble mode enable 0 Nibble mode disabled (1 bit of data per clock). Note that at the end of the frame (after the closing flag), $\overline{\text{RTS}}$ negates immediately after the active edge of TCLK. 1 Nibble mode enabled (4 bits of data per clock). The negation of the $\overline{\text{RTS}}$ output signal is not synchronized to the serial clock. The $\overline{\text{RTS}}$ is negated after the last nibble of the data and always before the next edge of the serial clock. Note that at the end of the frame (after the closing flag), $\overline{\text{RTS}}$ negates a maximum of 5 CPM clocks after the active edge of TCLK.
17–23	—	Reserved, should be cleared.
24–25	CRC	CRC selection 00 16-bit CCITT-CRC (HDLC). $X^{16} + X^{12} + X^5 + 1$ 01 Reserved 10 32-bit CCITT-CRC (Ethernet and HDLC). $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ 11 Reserved
26–31	—	Reserved, should be cleared.

¹ When operating an FCC in HDLC nibble mode with the multiframe per FIFO bit off (FPSMR[MFF] = 0), the CPM might lose synchronization with the FCC HDLC controller. As a result the HDLC controller will become stuck and stop transmission. Therefore in HDLC nibble mode, FPSMR[MFF] must be set or the FCC must alternatively operate in HDLC bit mode.

36.7 HDLC Receive Buffer Descriptor (RxB D)

The HDLC controller uses the RxB D to report on data received for each buffer. [Figure 36-4](#) shows an example of the RxB D process.




Figure 36-4. FCC HDLC Receiving Using RxBDs

Figure 36-5 shows the FCC HDLC RxBD.




Figure 36-5. FCC HDLC Receive Buffer Descriptor (RxBD)

Table 36-7 describes RxBD fields.

Table 36-7. RxBD field Descriptions

Bits	Name	Description
0	E	Empty 0 The buffer is full with received data or data reception stopped because of an error. The core can read or write to any fields of this RxBD. The CP does not use this BD while E = 0. 1 The buffer associated with this BD is empty. This RxBD and its associated receive buffer are owned by the CP. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in table) 0 Not the last BD in the RxBD table. 1 Last BD in the RxBD table. After this buffer is used, the CP receives incoming data into the first BD that RBASE points to in the table. The number of RxBDs in this table is programmable and is determined only by the W bit and the overall space constraints of the dual-port RAM. The RxBD table must contain more than one BD in HDLC mode.
3	I	Interrupt 0 The RXB bit is not set after this buffer is used, but RXF operation remains unaffected. 1 FCCE[RXB] or FCCE[RXF] is set when the HDLC controller uses this buffer. These two bits can cause interrupts if they are enabled.
4	L	Last in frame. Set by the HDLC controller when this buffer is the last one in a frame. This implies the reception of a closing flag or reception of an error, in which case one or more of the CD, OV, AB, and LG bits are set. The HDLC controller writes the number of frame octets to the data length field. 0 Not the last buffer in a frame. 1 Last buffer in a frame.
5	F	First in frame. Set by the HDLC controller when this buffer is the first in a frame. 0 Not the first buffer in a frame. 1 First buffer in a frame.
6	CM	Continuous mode 0 Normal operation. 1 The E bit is not cleared by the CP after this BD is closed, allowing the associated data buffer to be automatically overwritten the next time the CP accesses this BD. However, the E bit is cleared if an error occurs during reception, regardless of the CM bit.
7–9	—	Reserved, should be cleared.
10	LG	Rx frame length violation. A frame length greater than the maximum defined for this channel is recognized, and only the maximum-allowed number of bytes (MFLR) is written to the data buffer. This event is not reported until the RxBD is closed, the RXF bit is set, and the closing flag is received. The number of bytes received between flags is written to the data length field of this BD.

Table 36-7. RxBD field Descriptions (continued)

Bits	Name	Description
11	NO	Rx nonoctet-aligned frame. Set when a received frame contains a number of bits not divisible by eight.
12	AB	Rx abort sequence. At least seven consecutive 1s are received during frame reception.
13	CR	Rx CRC error. This frame contains a CRC error. Received CRC bytes are written to the receive buffer.
14	OV	Overrun. A receiver overrun occurs during frame reception.
15	CD	Carrier detect lost. \overline{CD} has negated during frame reception. This bit is valid only for NMSI mode.

The RxBD status bits are written by the HDLC controller after receiving the associated data buffer.

The remaining RxBD parameters are as follows:

- Data length is the number of octets the CP writes into this BD’s data buffer. It is written by the CP once the BD is closed. When this is the last BD in the frame ($L = 1$), this field contains the total number of frame octets, including 2 or 4 bytes for CRC. The memory allocated for this buffer should be no smaller than the MRBLR value.
- Rx data buffer pointer. The receive buffer pointer, which always points to the first location of the associated data buffer, resides in internal or external memory and must be divisible by 32 unless $FPSMR[TS] = 1$ (see [Table 36-6](#)).

36.8 HDLC Transmit Buffer Descriptor (TxBD)

Data is presented to the HDLC controller for transmission on an FCC channel by arranging it in buffers referenced by the channel TxBD table. The HDLC controller confirms transmission (or indicates errors) using the BDs to inform the core that the buffers have been serviced. [Figure 36-6](#) shows the FCC HDLC TxBD.




Figure 36-6. FCC HDLC Transmit Buffer Descriptor (TxBD)

[Table 36-8](#) describes HDLC TxBD fields.

Table 36-8. HDLC TxBD Field Descriptions

Bits	Name	Description
0	R	Ready 0 The buffer associated with this BD is not ready for transmission. The user can manipulate this BD or its associated buffer. The CP clears R after the buffer has been sent or an error occurs. 1 The buffer is ready to be sent. The transmission may have begun, but it has not completed. The user cannot set fields in this BD once R is set.
1	—	Reserved, should be cleared.
2	W	Wrap (final BD in table) 0 Not the last BD in the TxBD table. 1 Last BD in the TxBD table. After this buffer has been used, the CP sends data from the first BD that TBASE points to in the table. The number of TxBDs in this table is determined only by the W bit and the overall space constraints of the dual-port RAM.
3	I	Interrupt 0 No interrupt is generated after this buffer is serviced. 1 Either FCCE[TXB] or FCCE[TXE] is set when this buffer is serviced by the HDLC controller. These bits can cause interrupts if they are enabled.
4	L	Last 0 Not the last buffer in the frame. 1 Last buffer in the current frame.
5	TC	Tx CRC. Valid only when the L bit is set. Otherwise, it is ignored. 0 Transmit the closing flag after the last data byte. This setting can be used to send a bad CRC after the data for testing purposes. 1 Transmit the CRC sequence after the last data byte.
6	CM	Continuous mode 0 Normal operation. 1 The R bit is not cleared by the CP after this BD is closed, allowing the buffer to be retransmitted automatically the next time the CP accesses this BD. However, the R bit is cleared if an error occurs during transmission, regardless of the CM bit.
7–13	—	Reserved, should be cleared.
14	UN	Underrun. The HDLC controller encounters a transmitter underrun condition while sending the buffer. The HDLC controller writes UN after sending the buffer.
15	CT	$\overline{\text{CTS}}$ lost. Set when $\overline{\text{CTS}}$ is lost during frame transmission in NMSI mode. If data from more than one buffer is in the FIFO buffer when this error occurs, CT is set in the currently open TxBD. The HDLC controller writes CT after sending the buffer.

The TxBD status bits are written by the HDLC controller after sending the associated data buffer.

The remaining TxBD parameters are as follows:

- Data length is the number of bytes the HDLC controller should transmit from this data buffer; it is never modified by the CP. The value of this field should be greater than zero.
- Tx data buffer pointer. The transmit buffer pointer, which contains the address of the associated data buffer, can be even or odd. The buffer can reside in internal or external memory. This value is never modified by the CP.

36.9 HDLC Event Register (FCCE)/Mask Register (FCCM)

The FCCE is used as the HDLC event register when the FCC operates as an HDLC controller. The FCCE reports events recognized by the HDLC channel and generates interrupts. On recognition of an event, the HDLC controller sets the corresponding FCCE bit. FCCE bits are cleared by writing ones; writing zeros does not affect bit values. All unmasked bits must be cleared before the CP clears the internal interrupt request.

Interrupts generated by the FCCE can be masked in the HDLC mask register (FCCM), which has the same bit format as FCCE. If an FCCM bit = 1, the corresponding interrupt in the event register is enabled. If the bit is 0, the interrupt is masked.

Figure 36-7 represents the FCC/FCCM.





Figure 36-7. HDLC Event Register (FCCE)/Mask Register (FCCM)

Table 36-9 describes FCCE/FCCM fields.

Table 36-9. FCCE/FCCM Field Descriptions


Bits	Name	Description
0–7	—	Reserved, should be cleared.
8	GRA	Graceful stop complete. A graceful stop, which was initiated by the GRACEFUL STOP TRANSMIT command, is now complete. GRA is set as soon as the transmitter finishes transmitting any frame that is in progress when the command was issued. It is set immediately if no frame is in progress when the command is issued.
9–10	—	Reserved, should be cleared.
11	TXE	Tx error. An error (\overline{CTS} lost or underrun) occurs on the transmitter channel.
12	RXF	Rx frame. A complete frame is received on the HDLC channel. This bit is set no sooner than two clocks after receipt of the last bit of the closing flag.
13	BSY	Busy condition. A frame is received and discarded due to a lack of buffers.
14	TXB	Transmit buffer. Enabled by setting TxBD[I]. A buffer is sent on the HDLC channel. TXB is set no sooner than when the last bit of the closing flag begins its transmission if the buffer is the last one in the frame. Otherwise, TXB is set after the last byte of the buffer is written to the transmit FIFO buffer.
15	RXB	Receive buffer. When RXB = 1, a buffer for which the I bit is set in the corresponding BD was filled, regardless if the end of a frame was completed in it.
16–21	—	Reserved, should be cleared.
22	FLG	Flag status changed. The HDLC controller stops or starts receiving HDLC flags. The real-time status can be obtained in FCCS; see Section 36.10, “FCC Status Register (FCCS).”
23	IDL	Idle sequence status changed. A change in the status of the serial line is detected on the HDLC line. The real-time status can be read in FCCS; see Section 36.10, “FCC Status Register (FCCS).”
24–31	—	Reserved, should be cleared.

Figure 36-8 shows interrupts that can be generated in the HDLC protocol.



Notes:

1. RXB event assumes receive buffers are 6 bytes each.
2. The second IDL event occurs after 15 ones are received in a row.
3. The FLG interrupts show the beginning and end of flag reception.
4. The FLG interrupt at the end of the frame may precede the RXF interrupt due to receive FIFO latency.
5. The CD event must be programmed in the parallel I/O port, not in the FCC itself.
6. F = flag, A = address byte, C = control byte, I = information byte, and CR = CRC byte



Notes:

1. TXB event shown assumes all three bytes were put into a single buffer.
2. Example shows one additional opening flag. This is programmable.
3. The CT event must be programmed in the parallel I/O port, not in the FCC itself.

Figure 36-8. HDLC Interrupt Event Example

36.10 FCC Status Register (FCCS)

The FCCS register, shown in [Figure 36-9](#), allows the user to monitor real-time status conditions on the RXD line. The real-time status of the \overline{CTS} and \overline{CD} signals are part of the parallel I/O port; see [Chapter 40](#), “Parallel I/O Ports.”

Field	0	1	2	3	4	5	6	7
			—			FG	—	ID
Reset	0000_0000							
R/W	R							
Addr	0x0x11318 (FCCS1), 0x0x11338 (FCCS2), 0x0x11358 (FCCS3)							

Figure 36-9. FCC Status Register (FCCS)

Table 36-10 describes FCCS bits.

Table 36-10. FCCS Register Field Descriptions

Bits	Name	Description
0–4	—	Reserved, should be cleared.
5	FG	Flags. While FG is cleared, each time a new bit is received the most recently received 8 bits are examined to see if a flag is present. FG is set as soon as an HDLC flag (0x7E) is received on the line. Once FG is set, it remains set at least 8 bit times while the next 8 bits of input data are examined. If another flag occurs, FG stays set for at least another eight bits. Otherwise, FG is cleared and the search begins again. <ul style="list-style-type: none"> • 0HDLC flags are not currently being received. • 1HDLC flags are currently being received.
6	—	Reserved, should be cleared.
7	ID	Idle status. ID is set when the RXD signal is a logic one for 15 or more consecutive bit times; it is cleared after a logic zero is received. <ul style="list-style-type: none"> • 0The line is busy. • 1The line is idle.

Chapter 37

FCC Transparent Controller

The FCC transparent controller functions as a high-speed serial-to-parallel and parallel-to-serial converter. Transparent mode provides a clear channel on which the FCC performs no bit-level manipulation—implementing higher-level protocols would require software. Transparent mode is also referred to as a totally transparent or promiscuous operation.

Basic applications for an FCC in transparent mode include the following:

- For data, such as voice, moving serially without the need for protocol processing
- For board-level applications, such as chip-to-chip communications, requiring a serial-to-parallel and parallel-to-serial conversion
- For applications requiring the switching of data paths without altering the protocol encoding itself, such as a multiplexer in which data from a high-speed TDM serial stream is divided into multiple low-speed data streams

An FCC transmitter and receiver can be programmed in transparent mode independently. Setting $GFMR_x[TTx]$ enables the transparent transmitter; setting $GFMR_x[TRx]$ enables the transparent receiver. Both bits must be set for full-duplex transparent operation. If only one bit is set, the other half of the FCC operates with the protocol programmed in $GFMR_x[MODE]$. This allows loopback modes to transfer data from one memory location to another (using DMA) while the data is converted to a specific serial format. However, the Ethernet and ATM controllers cannot be split in this way. See [Section 29.2, “General FCC Mode Registers \(GFMR_x\).”](#)

The FCC in transparent mode can work with the TSA or NMSI and support modem lines using the general-purpose I/O signals. The data can be transmitted and received with msb or lsb first in each octet. The FCC consists of separate transmit and receive sections whose operations are asynchronous with the core and can either be synchronous or asynchronous with respect to the other FCCs. Each clock can be supplied from the internal BRG bank or external signals.

37.1 Features

The following is a list of the transparent controller’s important features:

- Flexible data buffers
- Automatic SYNC detection on receive
 - 16-bit pattern
 - 8-bit pattern
 - Automatic sync (always synchronized)
 - External sync signal support
- CRCs can optionally be transmitted and received

- Reverse data mode
- Another protocol can be performed on the FCC’s other half (transmitter or receiver) during transparent mode
- External BD table

37.2 Transparent Channel Operation

The transparent transmitter and receiver operates in the same way as the HDLC controller of the FCC (see Chapter 36, “FCC HDLC Controller”) except in the following ways:

1. The FPSMR does not affect the transparent controller, only the GFMR does.
2. In Table 36-1 on page 36-3, MFLR, HMASK, RFTHR, and RFCNT must be cleared for proper operation of the transparent receiver.
3. Transmitter synchronization has to be achieved using \overline{CTS} before the transmitter begins sending; see Section 37.3, “Achieving Synchronization in Transparent Mode.”

37.3 Achieving Synchronization in Transparent Mode

Once the FCC transmitter is enabled for transparent operation in the GFMR, the TxBD is prepared for the FCC, and the transmit FIFO is preloaded by the SDMA channel, transmit synchronization must be established before data can be sent.

Similarly, once the FCC receiver is enabled for transparent operation in the GFMR and the RxBD is made empty for the FCC, receive synchronization must occur before data can be received. The synchronization process gives the user bit-level control of when the transmission and reception begins. The methods for this are as follows:

- An in-line synchronization pattern
- External synchronization signals
- Automatic sync

37.3.1 In-Line Synchronization Pattern

The transparent channel can be programmed to transmit and receive a synchronization pattern if GFMR[SYNL] ≠ 0; see Section 29.2, “General FCC Mode Registers (GFMRx).” The pattern is defined in the FDSR; see Section 29.4, “FCC Data Synchronization Registers (FDSRx).” GFMR[SYNL] defines the SYNC pattern length. The synchronization pattern is shown in Figure 37-1.




Figure 37-1. In-Line Synchronization Pattern

The receiver synchronizes on the synchronization pattern located in the FDSR. For instance, if an 8-bit SYNC is selected, reception begins as soon as these eight bits are received, beginning with the first bit

following the 8-bit SYNC. This effectively links the transmitter synchronization to the receiver synchronization.

37.3.2 External Synchronization Signals


If $\text{GFMR}[\text{SYNL}] = 00$, an external signal is used to begin the sequence. $\overline{\text{CTS}}$ is used for the transmitter and $\overline{\text{CD}}$ is used for the receiver; these signals share the following sampling options.

- The pulse/envelope option determines whether $\overline{\text{CD}}$ or $\overline{\text{CTS}}$ need to be asserted only once to begin reception/transmission or whether they must be asserted and stay that way for the duration of the transparent frame. This option is controlled by the CDP and CTSP bits of the GFMR. If the user expects a continuous stream of data without interruption, the pulse option should be used. However, if the user needs to identify frames of transparent data, the envelope mode of these signals should be used. Note that the first bit of a frame is transmitted as zero every time $\overline{\text{RTS}}$ is asserted before $\overline{\text{CTS}}$ is asserted ($\text{GFMR}[\text{CTSS}] = 1$); subsequent data bits are sent accurately. Similarly, if $\overline{\text{CTS}}$ is in pulse mode ($\text{GFMR}[\text{CTSP}] = 1$), only the first frame is affected. If $\overline{\text{CTS}}$ is not in pulse mode ($\text{GFMR}[\text{CTSP}] = 0$), every frame is affected separately. Note that if NRZI encoding is used ($\text{GFMR}[\text{TENC}] = 01$), $\overline{\text{RTS}}$ must be asserted before $\overline{\text{CTS}}$, or else the first bit of the frame might be corrupted.
- The sampling option determines the delay between $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ being asserted and the resulting action by the FCC. These signals can be assumed to be asynchronous to the data and then internally synchronized by the FCC, or they can be assumed to be synchronous to the data giving faster operation. This option allows the $\overline{\text{RTS}}$ of one FCC to be connected to the $\overline{\text{CD}}$ of another FCC (on another PowerQUICC II) and to have the data synchronized and bit aligned. It is also an option to link the transmitter synchronization to the receiver synchronization.

When working with the FCC receiver in envelope mode, $\overline{\text{RTS}}$ should be asserted for at least 3 clock cycles between frames. Otherwise, the receiver cannot recognize the start of a new frame. Diagrams for the pulse/envelope and sampling options are in [Section 29.11, “FCC Timing Control.”](#)

37.3.3 Transparent Synchronization Example

[Figure 37-2](#) shows an example of synchronization using external signals.



Notes:

- ¹ Each PowerQUICC II generates its own transmit clocks. If the transmit and receive clocks are the same, one can generate transmit and receive clocks for the other PowerQUICC II. For example, CLKx on PowerQUICC II (B) could be used to clock the transmitter and receiver
- ² $\overline{\text{CTS}}$ should be configured as always asserted in the parallel I/O port or connected to ground externally.
- ³ The required GSMR configurations are DIAG= 00, CTSS=1, CTSP is a don't care, CDS=1, CDP=0, TTX=1, and TRX=1. REVD and TCRC are application-dependent.
- ⁴ The transparent frame contains a CRC if $\text{TxBD}[\text{TC}]$ is set.

Figure 37-2. Sending Transparent Frames between PowerQUICC IIs

PowerQUICC II(A) and PowerQUICC II(B) exchange transparent frames and synchronize each other using $\overline{\text{RTS}}$ and $\overline{\text{CD}}$. However, $\overline{\text{CTS}}$ is not required because transmission begins at any time. Thus, $\overline{\text{RTS}}$ is connected directly to the other PowerQUICC II's $\overline{\text{CD}}$. GFMR[SYNL] is not used and transmission and reception from each PowerQUICC II are independent.

Chapter 38

Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the PowerQUICC II to exchange data between other PowerQUICC II chips, the MPC860, the MC68360, the MC68302, the M68HC11 and M68HC05 microcontroller families, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit. The transmitter and receiver sections use the same clock, which is derived from the SPI baud rate generator in master mode and generated externally in slave mode. During an SPI transfer, data is sent and received simultaneously.

Because the SPI receiver and transmitter are double-buffered, as shown in [Figure 38-1](#), the effective FIFO size (latency) is 2 characters. The SPI's msb is shifted out first. When the SPI is disabled in the SPI mode register (SPMODE[EN] = 0), it consumes little power.




Figure 38-1. SPI Block Diagram

38.1 Features

The following is a list of the SPI's main features:

- Four-signal interface (SPIMOSI, SPIMISO, SPICLK, and $\overline{\text{SPISEL}}$) multiplexed with port D signals
- Full-duplex operation

- Works with data characters from 4 to 16 bits long
- Supports back-to-back character transmission and reception
- Master or slave SPI modes supported
- Multimaster environment support
- Continuous transfer mode for automatic scanning of a peripheral
- Supports maximum clock rates of 25 in master mode and 50 MHz in slave mode, assuming a 100-MHz system clock
- Independent programmable baud rate generator
- Programmable clock phase and polarity
- Open-drain outputs support multimaster configuration
- Local loopback capability for testing

38.2 SPI Clocking and Signal Functions

The SPI can be configured as a slave or as a master in single- or multiple-master environments. The master SPI generates the transfer clock SPICLK using the SPI baud rate generator (BRG). The SPI BRG takes its input from BRGCLK, which is generated in the PowerQUICC II clock synthesizer.

SPICLK is a gated clock, active only during data transfers. Four combinations of SPICLK phase and polarity can be configured with SPMODE[CI, CP]. SPI signals can also be configured as open-drain to support a multimaster configuration in which a shared SPI signal is driven by the PowerQUICC II or an external SPI device.

The SPI master-in slave-out SPIMISO signal acts as an input for master devices and as an output for slave devices. Conversely, the master-out slave-in SPIMOSI signal is an output for master devices and an input for slave devices. The dual functionality of these signals allows the SPIs in a multimaster environment to communicate with one another using a common hardware configuration.

- When the SPI is a master, SPICLK is the clock output signal that shifts received data in from SPIMISO and transmitted data out to SPIMOSI. SPI masters must output a slave select signal to enable SPI slave devices by using a separate general-purpose I/O signal. Assertion of an SPI's $\overline{\text{SPISEL}}$ while it is master causes an error.
- When the SPI is a slave, SPICLK is the clock input that shifts received data in from SPIMOSI and transmitted data out through SPIMISO. $\overline{\text{SPISEL}}$ is the enable input to the SPI slave. In a multimaster environment, SPISEL (always an input) is used to detect an error when more than one master is operating.

As described in [Chapter 40, “Parallel I/O Ports,”](#) SPIMISO, SPIMOSI, SPICLK, and $\overline{\text{SPISEL}}$ are multiplexed with port D[16–19] signals, respectively. They are configured as SPI signals through the port D signal assignment register (PDPAR) and the port D data direction register (PDDIR), specifically by setting PDPAR[DD n] and PDDIR[DR n].

38.3 Configuring the SPI Controller

The SPI can be programmed to work in a single- or multiple-master environment. This section describes SPI master and slave operation in a single-master configuration and then discusses the multi-master environment.

38.3.1 The SPI as a Master Device

In master mode, the SPI sends a message to the slave peripheral, which sends back a simultaneous reply. A single master PowerQUICC II with multiple slaves can use general-purpose parallel I/O signals to selectively enable slaves, as shown in Figure 38-2. To eliminate the multimaster error in a single-master environment, the master's $\overline{\text{SPISEL}}$ input can be forced inactive by selecting port D[19] for general-purpose I/O ($\text{PDPAR}[\text{DD19}] = 0$).




Figure 38-2. Single-Master/Multi-Slave Configuration

To start exchanging data, the core writes the data to be sent into a buffer, configures a TxBD with TxBD[R] set, and configures one or more RxBDs. The core then sets $\text{SPCOM}[\text{STR}]$ in the SPI command register to start sending data, which starts once the SDMA channel loads the Tx FIFO with data.

The SPI then generates programmable clock pulses on SPICLK for each character and simultaneously shifts Tx data out on SPIMOSI and Rx data in on SPIMISO. Received data is written into a Rx buffer using the next available RxBD. The SPI keeps sending and receiving characters until the whole buffer is sent or an error occurs. The CP then clears TxBD[R] and RxBD[E] and issues a maskable interrupt to the interrupt controller in the SIU.

When multiple TxBDs are ready, TxBD[L] determines whether the SPI keeps transmitting without SPCOM[STR] being set again. If the current TxBD[L] is cleared, the next TxBD is processed after data from the current buffer is sent. Typically there is no delay on SPIMOSI between buffers. If the current TxBD[L] is set, sending stops after the current buffer is sent. In addition, the RxBD is closed after transmission stops, even if the Rx buffer is not full; therefore, Rx buffers need not be the same length as Tx buffers.

38.3.2 The SPI as a Slave Device


In slave mode, the SPI receives messages from an SPI master and sends a simultaneous reply. The slave's SPISEL must be asserted before Rx clocks are recognized; once SPISEL is asserted, SPICLK becomes an input from the master to the slave. SPICLK can be any frequency from DC to BRGCLK/2 (12.5 MHz for a 25-MHz system).

To prepare for data transfers, the slave's core writes data to be sent into a buffer, configures a TxBD with TxBD[R] set, and configures one or more RxBDs. The core then sets SPCOM[STR] to activate the SPI. Once SPISEL is asserted, the slave shifts data out from SPIMISO and in through SPIMOSI. A maskable interrupt is issued when a full buffer finishes receiving and sending or after an error. The SPI uses successive RxBDs in the table to continue reception until it runs out of Rx buffers or SPISEL is negated.

Transmission continues until no more data is available or SPISEL is negated. If it is negated before all data is sent, it stops but the TxBD stays open. Transmission continues once SPISEL is reasserted and SPICLK begins toggling. After the characters in the buffer are sent, the SPI sends ones as long as SPISEL remains asserted.

38.3.3 The SPI in Multimaster Operation

The SPI can operate in a multimaster environment in which SPI devices are connected to the same bus. In this configuration, the SPIMOSI, SPIMISO, and SPICLK signals of all SPIs are shared; the SPISEL inputs are connected separately, as shown in [Figure 38-3](#). Only one SPI device can act as master at a time—all others must be slaves. When an SPI is configured as a master and its SPISEL input is asserted, a multimaster error occurs because more than one SPI device is a bus master. The SPI sets SPIE[MME] in the SPI event register and a maskable interrupt is issued to the core. It also disables SPI operation and the output drivers of SPI signals. The core must clear SPMODE[EN] before the SPI is used again. After correcting the problems, clear SPIE[MME] and reenables the SPI.



Notes:

- All signals are open-drain
- For a system with more than two masters, $\overline{\text{SPISEL}}$ and SPIE[MME] do not detect all possible conflicts
- It is the responsibility of software to arbitrate for the SPI bus (with token passing, for example)
- $\overline{\text{SELOUTx}}$ signals are implemented in software with general-purpose I/O signals

Figure 38-3. Multimaster Configuration

The maximum sustained data rate that the SPI supports is $\text{SYSTEMCLK}/50$. However, the SPI can transfer a single character at much higher rates— $\text{SYSTEMCLK}/4$ in master mode and $\text{SYSTEMCLK}/2$ in slave

mode. Gaps should be inserted between multiple characters to keep from exceeding the maximum sustained data rate.

38.4 Programming the SPI Registers

The following sections describe the registers used in configuring and operating the SPI.

38.4.1 SPI Mode Register (SPMODE)

The SPI mode register (SPMODE), shown in [Figure 38-4](#), controls both the SPI operation mode and clock source.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	—	LOOP	CI	CP	DIV16	REV	M/S	EN	LEN			PM				
Reset	0000_00						—	0_0000_0000								
R/W	R/W															
Addr	0x0x11AA0															

Figure 38-4. SPMODE—SPI Mode Register


[Table 38-1](#) describes the SPMODE fields.

Table 38-1. SPMODE Field Descriptions

Bits	Name	Description
0	—	Reserved, should be cleared.
1	LOOP	Loop mode. Enables local loopback operation. 0 Normal operation. 1 Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data is ignored.
2	CI	Clock invert. Inverts SPI clock polarity. See Figure 38-5 and Figure 38-6 . 0 The inactive state of SPICLK is low. 1 The inactive state of SPICLK is high.
3	CP	Clock phase. Selects the transfer format. See Figure 38-5 and Figure 38-6 . 0 SPICLK starts toggling at the middle of the data transfer. 1 SPICLK starts toggling at the beginning of the data transfer.
4	DIV16	Divide by 16. Selects the clock source for the SPI baud rate generator when configured as an SPI master. In slave mode, SPICLK is the clock source. 0 BRGCLK is the input to the SPI BRG. 1 BRGCLK/16 is the input to the SPI BRG.
5	REV	Reverse data. Determines the receive and transmit character bit order. 0 Reverse data—lsb of the character sent and received first. 1 Normal operation—msb of the character sent and received first.
6	M/S	Master/slave. Selects master or slave mode. 0 The SPI is a slave. 1 The SPI is a master.

Table 38-1. SPMODE Field Descriptions (continued)


Bits	Name	Description
7	EN	Enable SPI. Do not change other SPMODE bits when EN is set. 0 The SPI is disabled. The SPI is in a reset state and consumes minimal power. The SPI BRG is not functioning and the input clock is disabled. 1 The SPI is enabled. Configure SPIMOSI, SPIMISO, SPICLK, and $\overline{\text{SPISEL}}$ to connect to the SPI as described in Section 40.2, “Port Registers.”
8–11	LEN	Character length in bits per character. If the character length is not greater than a byte, every byte in memory holds (LEN+1) valid bits. If the character length is greater than a byte, every half-word holds (LEN+1) valid bits. See Section 38.4.1.1, “SPI Examples with Different SPMODE[LEN] Values.” 0000–0010 Reserved, causes erratic behavior. 0011 4-bit characters ... 1111 16-bit characters
12–15	PM	Prescale modulus select. Specifies the divide ratio of the prescale divider in the SPI clock generator. BRGCLK is divided by $4 * ([\text{PM}0\text{--}\text{PM}3] + 1)$, a range from 4 to 64. The clock has a 50% duty cycle.



NOTE: Q = Undefined Signal.

Figure 38-5. SPI Transfer Format with SPMODE[CP] = 0

[Figure 38-6](#) shows the SPI transfer format in which SPICLK starts toggling at the beginning of the transfer (SPIMODE[CP] = 1).



NOTE: Q = Undefined Signal.

Figure 38-6. SPI Transfer Format with SPMODE[CP] = 1

38.4.1.1 SPI Examples with Different SPMODE[LEN] Values

The examples below show how SPMODE[LEN] is used to determine character length. To help map the process, the conventions shown in Table 38-2 are used in the examples.

Table 38-2. Example Conventions

Convention	Description
g-v	Binary symbols
x	Deleted bit
__ ¹	Original byte boundary
_ ¹	Original 4-bit boundary.

¹ Both __ and _ are used to aid readability.

Once the data string image is determined, it is always transmitted byte by byte with the lsb of the most-significant byte sent first. For all examples below, assume the memory contains the following binary image:

```
msb      ghijklmn__opqr_stuv      lsb
```

Example 1

with LEN=4 (data size=5), the following data is selected:

```
msb      xxxj_klmn__xxxr_stuv      lsb
```

with REV=0, the data string image is:

```
msb      j_klmn__r_stuv      lsb
```

the order of the string appearing on the line, a byte at a time is:

```
first    nmlk_j__vuts_r      last
```

with REV=1, the string has each byte reversed, and the data string image is:

```
msb      nmlk_j__vuts_r      lsb
```

the order of the string appearing on the line, one byte at a time is:

```
first    j_klmn__r_stuv      last
```

Example 2

with LEN=7 (data size=8), the following data is selected:

```
msb      ghij_klmn__opqr_stuv      lsb
```

the data string is selected:

```
msb      ghij_klmn__opqr_stuv      lsb
```

with REV=0, the string transmitted, a byte at a time with lsb first is:

```
first    nmlk_jihg__vuts_rqpo      last
```

with REV=1, the string is byte reversed and transmitted, a byte at a time, with lsb first:

```
first    ghij_klmn__opqr_stuv      last
```

Example 3

with LEN=0xC (data size=13), the following data is selected:

```
msb      ghij_klmn__xxxr_stuv      lsb
```

the data string selected is:

```
msb      r_stuv__ghij_klmn          lsb
```

with REV=0, the string transmitted, a byte at a time with lsb first is:

```
first    nmlk_jihg__vuts_r          last
```

with REV=1, the string is half-word reversed:

```
msb      nmlk_jihg__vuts_r          lsb
```

and transmitted a byte at a time with lsb first:

```
first    r_stuv_ghij_klmn          last
```

38.4.2 SPI Event/Mask Registers (SPIE/SPIM)

The SPI event register (SPIE) generates interrupts and reports events recognized by the SPI. When an event is recognized, the SPI sets the corresponding SPIE bit. Clear SPIE bits by writing a 1—writing 0 has no effect. Setting a bit in the SPI mask register (SPIM) enables and clearing a bit masks the corresponding interrupt. Unmasked SPIE bits must be cleared before the CP clears internal interrupt requests. [Figure 38-7](#) shows both registers.

	0	1	2	3	4	5	6	7
Field	—		MME	TXE	—	BSY	TXB	RXB
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11AA6 (SPIE); 0x0x11AAA (SPIM)							

Figure 38-7. SPIE/SPIM—SPI Event/Mask Registers

[Table 38-3](#) describes the SPIE/SPIM fields.

Table 38-3. SPIE/SPIM Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	MME	Multimaster error. Set when $\overline{\text{SPISEL}}$ is asserted externally while the SPI is in master mode.
3	TXE	Tx error. Set when an error occurs during transmission.
4	—	Reserved, should be cleared.
5	BSY	Busy. Set after the first character is received but discarded because no Rx buffer is available.

Table 38-3. SPIE/SPIM Field Descriptions

Bits	Name	Description
6	TXB	Tx buffer. Set when the Tx data of the last character in the buffer is written to the Tx FIFO. Wait two character times to be sure data is completely sent over the transmit signal.
7	RXB	Rx buffer. Set after the last character is written to the Rx buffer and the BD is closed.

38.4.3 SPI Command Register (SPCOM)

The SPI command register (SPCOM), shown in [Figure 38-8](#), is used to start SPI operation.

Field	0	1	7
	STR	—	
Reset	0000_0000		
R/W	Write Only		
Addr	0x0x11AAD		

Figure 38-8. SPCOM—SPI Command Register

[Table 38-4](#) describes the SPCOM fields.

Table 38-4. SPCOM Field Descriptions

Bits	Name	Description
0	STR	Start transmit. For an SPI master, setting STR causes the SPI to start transferring data to and from the Tx/Rx buffers if they are prepared. For a slave, setting STR when the SPI is idle causes it to load the Tx data register from the SPI Tx buffer and start sending with the next SPICLK after SPISEL is asserted. STR is cleared automatically after one system clock cycle.
1–7	—	Reserved and should be cleared.

38.5 SPI Parameter RAM

The SPI parameter RAM area is similar to the SCC general-purpose parameter RAM. The CP accesses the SPI parameter table using a user-programmed pointer (SPI_BASE) located in the parameter RAM; see [Section 14.5.2, “Parameter RAM.”](#) The SPI parameter table can be placed at any 64-byte aligned address in the dual-port RAM’s general-purpose area (banks 1–8, 11 and 12). Some parameter values must be user-initialized before the SPI is enabled; the CP initializes the others. Once initialized, parameter RAM values do not usually need to be accessed. They should be changed only when the SPI is inactive. [Table 38-5](#) shows the memory map of the SPI parameter RAM.

Table 38-5. SPI Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x00	RBASE	Hword	Rx/Tx BD table base address. Indicate where the BD tables begin in the dual-port RAM. Setting Rx/TxBD[W] in the last BD in each BD table determines how many BDs are allocated for the Tx and Rx sections of the SPI. Initialize RBASE/TBASE before enabling the SPI. Furthermore, do not configure BD tables of the SPI to overlap any other active controller's parameter RAM. RBASE and TBASE should be divisible by eight.
0x02	TBASE	Hword	
0x04	RFCR	Byte	Rx/Tx function code registers. The function code registers contain the transaction specification associated with SDMA channel accesses to external memory. See Section 38.5.1, "Receive/Transmit Function Code Registers (RFCR/TFRCR)."
0x05	TFRCR	Byte	
0x06	MRBLR	Hword	<p>Maximum receive buffer length. The SPI has one MRBLR entry to define the maximum number of bytes the PowerQUICC II writes to a Rx buffer before moving to the next buffer. The PowerQUICC II can write fewer bytes than MRBLR if an error or end-of-frame occurs, but never exceeds the MRBLR value. User-supplied buffers should be no smaller than MRBLR.</p> <p>Tx buffers are unaffected by MRBLR and can have varying lengths; the number of bytes to be sent is programmed in TxBD[Data Length].</p> <p>MRBLR is not intended to be changed while the SPI is operating. However it can be changed in a single bus cycle with one 16-bit move (not two 8-bit bus cycles back-to-back). The change takes effect when the CP moves control to the next RxBD. To guarantee the exact RxBD on which the change occurs, change MRBLR only while the SPI receiver is disabled. MRBLR should be greater than zero; it should be an even number if the character length of the data exceeds 8 bits.</p>
0x08	RSTATE	Word	Rx internal state. ² Reserved for CP use.
0x0C	—	Word	The Rx internal data pointer ² is updated by the SDMA channels to show the next address in the buffer to be accessed.
0x10	RBPTR	Hword	RxBD pointer. Points to the current Rx BD being processed or to the next BD to be serviced when idle. After a reset or when the end of the BD table is reached, the CP initializes RBPTR to the RBASE value. Most applications should not modify RBPTR, but it can be updated when the receiver is disabled or when no Rx buffer is in use.
0x12	—	Hword	The Rx internal byte count ² is a down-count value that is initialized with the MRBLR value and decremented with every byte the SDMA channels write.
0x14	—	Word	Rx temp. ² Reserved for CP use.
0x18	TSTATE	Word	Tx internal state. ² Reserved for CP use.
0x1C	—	Word	The Tx internal data pointer ² is updated by the SDMA channels to show the next address in the buffer to be accessed.
0x20	TBPTR	Hword	TxBD pointer. Points to the current Tx BD during frame transmission or the next BD to be processed when idle. After reset or when the end of the Tx BD table is reached, the CP initializes TBPTR to the TBASE value. Most applications do not need to modify TBPTR, but it can be updated when the transmitter is disabled or when no Tx buffer is in use.
0x22	—	Hword	The Tx internal byte count ² is a down-count value initialized with TxBD[Data Length] and decremented with every byte read by the SDMA channels.
0x24	—	Word	Tx temp. ² Reserved for CP use.
0x34	—	Word	SDMA temp.

¹ From the pointer value programmed in SPI_BASE at IMMR + 0x89FC.

² Normally, these parameters need not be accessed. They are listed to help experienced users in debugging.

38.5.1 Receive/Transmit Function Code Registers (RFCR/TFCR)

Figure 38-9 shows the fields in the receive/transmit function code registers (RFCR/TFCR).

	0	1	2	3	4	5	6	7	
Field	—		GBL		BO		TC2	DTB	—
Reset	0000_0000								
R/W	R/W								
Addr	SPI Base + 04 (RFCR)/SPI Base + 05 (TFCR)								

Figure 38-9. RFCR/TFCR—Function Code Registers

Table 38-6 describes the RFCR/TFCR fields.

Table 38-6. RFCR/TFCR Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global access bit 0 Disable memory snooping 1 Enable memory snooping
3–4	BO	Byte ordering. Set BO to select the required byte ordering for the buffer. If BO is changed on-the-fly, it takes effect at the beginning of the next frame or BD. 00 True little-endian. Note this mode can only be used with 32-bit port size memory. 01 Munged little-endian 1x Big-endian
5	TC2	Transfer code 2. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.
6	DTB	Data bus indicator. 0 Use 60x bus for SDMA operation. 1 Use local bus for SDMA operation.
7	—	Reserved, should be cleared.

38.6 SPI Commands

Table 38-7 lists transmit/receive commands sent to the CP command register (CPCR).

Table 38-7. SPI Commands

Command	Description
INIT TX PARAMETERS	Initializes all transmit parameters in the parameter RAM to their reset state and should be issued only when the transmitter is disabled. The INIT TX AND RX PARAMETERS command can also be used to reset both the Tx and Rx parameters.

Table 38-7. SPI Commands (continued)

Command	Description
CLOSE RXBD	Forces the SPI controller to close the current RxBD and use the next BD for subsequently received data. If the controller is not receiving data, no action is taken. Use this command to extract data from a partially full buffer.
INIT RX PARAMETERS	Initializes all receive parameters in the parameter RAM to their reset state. Should be issued only when the receiver is disabled. The INIT TX AND RX PARAMETERS command can also be used to reset both the Tx and Rx parameters.

38.7 The SPI Buffer Descriptor (BD) Table

As shown in [Figure 38-10](#), BDs are organized into separate RxBD and TxBD tables in dual-port RAM. The tables have the same basic configuration as for the SCCs and SMCs and form circular queues that determine the order buffers are transferred. The CP uses BDs to confirm reception and transmission or to indicate error conditions so that the core knows buffers have been serviced. The buffers themselves can be placed in external memory or in any unused parameter area of the dual-port RAM.




Figure 38-10. SPI Memory Structure

38.7.1 SPI Buffer Descriptors (BDs)

Receive and transmit BDs report information about each buffer transferred and whether a maskable interrupt should be generated. Each 64-bit BD, shown in [Figure 38-11](#) and [Figure 38-12](#), has the following structure:

- The half word at offset + 0 contains status and control bits. The CP updates the status bits after the buffer is sent or received.
- The half word at offset + 2 contains the data length (in bytes) that is sent or received.
 - For an RxBD, this is the number of octets the CP writes into this RxBD's buffer once the BD closes. The CP updates this field after the received data is placed into the buffer. Memory allocated for this buffer should be no smaller than MRBLR.

- For a TxBD, this is the number of octets the CP should transmit from its buffer. Normally, this value should be greater than zero. If the character length is more than 8 bits, the data length should be even. For example, to send three characters of 8-bit data, 1 start, and 1 stop, the data length field should be initialized to 3. However, to send three characters of 9-bit data, the data length field should be initialized to 6 since the three 9-bit data fields occupy three half-words in memory. The CP never modifies this field.
- The word at offset + 4 points to the beginning of the buffer.
 - For an RxBD, the pointer must be even and can point to internal or external memory.
 - For a TxBD, the pointer can be even or odd, unless the character exceeds 8 bits, for which it must be even. The buffer can be in internal or external memory.

38.7.1.1 SPI Receive BD (RxBD)

The CP uses RxBDs to report on each received buffer. It closes the current buffer, generates a maskable interrupt, and starts receiving data in the next buffer once the current buffer is full. The CP also closes the buffer when the SPI is configured as a slave and `SPISEL` is negated, indicating that reception stopped. The core should write RxBD bits before the SPI is enabled. The format of an RxBD is shown in [Figure 38-11](#).




Figure 38-11. SPI RxBD

[Table 38-8](#) describes the RxBD status and control fields.

Table 38-8. SPI RxBD Status and Control Field Descriptions


Bits	Name	Description
0	E	Empty. 0 The buffer is full or stopped receiving because of an error. The core can examine or write to any fields of this RxBD, but the CP does not use this BD while E = 0. 1 The buffer is empty or reception is in progress. The CP owns this RxBD and its buffer. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved, should be cleared.
2	W	Wrap (last BD in table). 0 Not the last BD in the RxBD table. 1 Last BD in the RxBD table. After this buffer is used, the CP receives incoming data using the BD pointed to by RBASE (top of the table). The number of BDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is filled. 1 SPIE[RXB] is set when this buffer is full, indicating the need for the core to process the buffer. SPIE[RXB] causes an interrupt if not masked.

Table 38-8. SPI RxB D Status and Control Field Descriptions (continued)

Bits	Name	Description
4	L	Last. Updated by the SPI when the buffer is closed because $\overline{\text{SPISEL}}$ was negated (slave mode only). Otherwise, RxB D[ME] is set. The SPI updates L after received data is placed in the buffer. 0 This buffer does not contain the last character of the message. 1 This buffer contains the last character of the message.
5	—	Reserved, should be cleared.
6	CM	Continuous mode. Master mode only; in slave mode, CM should be cleared. 0 Normal operation. 1 The CP does not clear RxB D[E] after this BD is closed; the buffer is overwritten when the CP next accesses this BD. This allows continuous reception from an SPI slave into one buffer for autoscanning of a serial A/D peripheral with no core overhead.
7–13	—	Reserved, should be cleared.
14	OV	Overrun. Set when a receiver overrun occurs during reception (slave mode only). The SPI updates OV after the received data is placed in the buffer.
15	ME	Multimaster error. Set when this buffer is closed because $\overline{\text{SPISEL}}$ was asserted when the SPI was in master mode. Indicates a synchronization problem between multiple masters on the SPI bus. The SPI updates ME after the received data is placed in the buffer.

38.7.1.2 SPI Transmit BD (TxBD)

Data to be sent with the SPI is sent to the CP by arranging it in buffers referenced by TxBDs in the TxBD table. TxBD fields should be prepared before data is sent. The format of an TxBD is shown in [Figure 38-12](#).

**Figure 38-12. SPI TxBD**

[Table 38-9](#) describes the TxBD status and control fields.

Table 38-9. SPI TxBD Status and Control Field Descriptions

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready to be sent. This BD or its buffer can be modified. The CP clears R (unless RxB D[CM] is set) after the buffer is sent (unless RxB D[CM] is set) or an error occurs. 1 The buffer is ready for transmission or is being sent. The BD cannot be modified once R is set.
1	—	Reserved, should be cleared.

Table 38-9. SPI TxBD Status and Control Field Descriptions (continued)

Bits	Name	Description
2	W	Wrap (last BD in TxBD table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP receives incoming data using the BD pointed to by TBASE (top of the table). The number of BDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is processed. 1 SPIE[TXB] or SPIE[TXE] are set when this buffer is processed and causes interrupts if not masked.
4	L	Last. 0 This buffer does not contain the last character of the message. 1 This buffer contains the last character of the message.
5	—	Reserved, should be cleared.
6	CM	Continuous mode. Valid only when the SPI is in master mode. In slave mode, it should be cleared. 0 Normal operation. 1 The CP does not clear TxBD[R] after this BD is closed, allowing the buffer to be resent automatically when the CP next accesses this BD.
7–13	—	Reserved, should be cleared.
14	UN	Underrun. Indicates that the SPI encountered a transmitter underrun condition while sending the buffer. This error occurs only when the SPI is in slave mode. The SPI updates UN after it sends the buffer.
15	ME	Multimaster error. Indicates that this buffer is closed because $\overline{\text{SPISEL}}$ was asserted when the SPI was in master mode. A synchronization problem occurred between devices on the SPI bus. The SPI updates ME after sending the buffer.

38.8 SPI Master Programming Example

The following sequence initializes the SPI to run at a high speed in master mode:

1. Configure port D to enable SPIMISO, SPIMOSI, SPICLK and $\overline{\text{SPISEL}}$.
2. Configure a parallel I/O signal to operate as the SPI select output signal if needed.
3. In address 0x89FC, assign a pointer to the SPI parameter RAM.
4. Write RBASE and TBASE in the SPI parameter RAM to point to the RxBD and TxBD tables in the dual-port RAM. Assuming one RxBD followed by one TxBD at the beginning of the dual-port RAM, write RBASE with 0x0000 and TBASE with 0x0008.
5. Write RFCR and TFCR with 0x10 for normal operation.
6. Write MRBLR with the maximum number of bytes per Rx buffer. For this case, assume 16 bytes, so MRBLR = 0x0010.
7. Initialize the RxBD. Assume the Rx buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxBD[Status and Control], 0x0000 to RxBD[Data Length] (optional), and 0x0000_1000 to RxBD[Buffer Pointer].

8. Initialize the TxBD. Assume the Tx buffer is at 0x0000_2000 in main memory and contains five 8-bit characters. Write 0xB800 to TxBD[Status and Control], 0x0005 to TxBD[Data Length], and 0x0000_2000 to TxBD[Buffer Pointer].
9. Execute the INIT RX AND TX PARAMETERS command by writing 0x2541_0000 to CPR.
 10. Write 0xFF to SPIE to clear any previous events.
 11. Write 0x37 to SPIM to enable all possible SPI interrupts.
 12. Write 0x0370 to SPMODE to enable normal operation (not loopback), master mode, SPI enabled, 8-bit characters, and the fastest speed possible.
 13. Set SPCOM[STR] to start the transfer.

After 5 bytes are sent, the TxBD is closed. Additionally, the Rx buffer is closed after 5 bytes are received because TxBD[L] is set.

38.9 SPI Slave Programming Example

The following is an example initialization sequence to follow when the SPI is in slave mode. It is very similar to the SPI master example, except that $\overline{\text{SPISEL}}$ is used instead of a general-purpose I/O signal (as shown in [Figure 38-2](#)).

1. Enable SPIMISO, SPIMOSI, SPICLK, and $\overline{\text{SPISEL}}$.
2. In address 0x89FC, assign a pointer to the SPI parameter RAM.
3. Assuming one RxBD at the beginning of the dual-port RAM followed by one TxBD, write RBASE with 0x0000 and TBASE with 0x0008 in the SPI parameter RAM.
4. Write RFCR and TFCR with 0x10 for normal operation.
5. Program MRBLR = 0x0010 for 16 bytes, the maximum number of bytes per buffer.
6. Initialize the RxBD. Assume the Rx buffer is at 0x0000_1000 in main memory. Write 0xB000 to RxBD[Status and Control], 0x0000 to RxBD[Data Length] (optional), and 0x0000_1000 to RxBD[Buffer Pointer].
7. Initialize the TxBD. Assume the Tx buffer is at 0x0000_2000 in main memory and contains five 8-bit characters. Write 0xB800 to TxBD[Status and Control], 0x0005 to TxBD[Data Length], and 0x0000_2000 to TxBD[Buffer Pointer].
8. Execute the INIT RX AND TX PARAMETERS command by writing 0x2541_0000 to CPR.
 9. Write 0xFF to SPIE to clear any previous events.
 10. Write 0x37 to SPIM to enable all SPI interrupts.
 11. Set SPMODE to 0x0170 to enable normal operation (not loopback), slave mode, SPI enabled, and 8-bit characters. BRG speed is ignored in slave mode.
 12. Set SPCOM[STR] to enable the SPI to be ready once the master begins the transfer.

NOTE

If the master sends 3 bytes and negates $\overline{\text{SPISEL}}$, the RxBD is closed but the TxBD remains open. If the master sends 5 or more bytes, the TxBD is closed after the fifth byte. If the master sends 16 bytes and negates $\overline{\text{SPISEL}}$, the RxBD is closed without triggering an out-of-buffers error. If the master sends more than 16 bytes, the RxBD is closed (full) and an out-of-buffers error occurs after the 17th byte is received.

38.10 Handling Interrupts in the SPI

The following sequence should be followed to handle interrupts in the SPI:

1. Once an interrupt occurs, read SPIE to determine the interrupt source. Normally, SPIE bits should be cleared at this time.
2. Process the TxBD to reuse it and the RxBD to extract the data from it. To transmit another buffer, simply set TxBD[R], RxBD[E], and SPCOM[STR].
3. Execute an **rfi** instruction.

Chapter 39 I²C Controller

The inter-integrated circuit (I²C®) controller lets the PowerQUICC II exchange data with other I²C devices, such as microcontrollers, EEPROMs, real-time clock devices, A/D converters, and LCD displays. The I²C controller uses a synchronous, multimaster bus that can connect several integrated circuits on a board. It uses two signals—serial data (SDA) and serial clock (SCL)—to carry information between the integrated circuits connected to it.

As shown in [Figure 39-1](#), the I²C controller consists of transmit and receive sections, an independent baud-rate generator (BRG), and a control unit. The transmit and receive sections use the same clock, which is derived from the I²C BRG when in master mode and generated externally when in slave mode. Wait states are inserted during a data transfer if SCL is held low by a slave device. In the middle of a data transfer, the master I²C controller recognizes the need for wait states by monitoring SCL. However, the I²C controller has no automatic time-out mechanism if the slave device does not release SCL; therefore, software should monitor how long SCL stays low to generate bus timeouts.




Figure 39-1. I²C Controller Block Diagram

The I²C receiver and transmitter are double-buffered, which corresponds to an effective two-character FIFO latency. In normal operation, the transmitter shifts the msb (bit 0) out first. When the I²C is not enabled in the I²C mode register (I2MOD[EN] = 0), it consumes little power.

39.1 Features

The following is a list of the I²C controller's main features:

- Two-signal interface (SDA and SCL)
- Support for master and slave I²C operation
- Multiple-master environment support
- Continuous transfer mode for automatic scanning of a peripheral
- Supports a maximum clock rate of 2,080 KHz (with a CPM utilization of 25%), assuming a 100-MHz system clock.
- Independent, programmable baud-rate generator
- Supports 7-bit I²C addressing
- Open-drain output signals allow multiple master configuration
- Local loopback capability for testing

39.2 I²C Controller Clocking and Signal Functions

The I²C controller can be configured as a master or slave for the serial channel. As a master, the controller's BRG provides the transfer clock. The I²C BRG takes its input from the BRG clock (BRGCLK), which is generated from the CPM clock; see [Section 10.8, "System Clock Control Register \(SCCR\)."](#)

SDA and SCL are bidirectional signals connected to a positive supply voltage through an external pull-up resistor. When the bus is free, both signals are pulled high. The general I²C master/slave configuration is shown in [Figure 39-2](#).




Figure 39-2. I²C Master/Slave General Configuration

When the I²C controller is master, the SCL clock output, taken directly from the I²C BRG, shifts receive data in and transmit data out through SDA. The transmitter arbitrates for the bus during transmission and aborts if it loses arbitration. When the I²C controller is a slave, the SCL clock input shifts data in and out through SDA. The SCL frequency can range from DC to BRGCLK/48.

39.3 I²C Controller Transfers

To initiate a transfer, the master I²C controller sends a message specifying a read or write request to an I²C slave. The first byte of the message consists of a 7-bit slave port address and a R/W request bit. Note that

because the R/W request follows the slave port address in the I²C bus specification, the R/W request bit must be placed in the lsb (bit 7) unless operating in reverse data mode; see [Section 39.4.1, “I²C Mode Register \(I2MOD\).”](#)

To write to a slave, the master sends a write request (R/W = 0) along with either the target slave’s address or a general call (broadcast) address of all zeros, followed by the data to be written. To read from a slave, the master sends a read request (R/W = 1) and the target slave’s address. When the target slave acknowledges the read request, the transfer direction is reversed, and the master receives the slave’s transmit buffer(s). If the receiver (master or slave) does not acknowledge each byte transfer in the ninth bit frame, the transmitter signals a transmission error event (I2ER[TXE]). An I²C transfer timing diagram is shown in [Figure 39-3](#).




Figure 39-3. I²C Transfer Timing

Select master or slave mode for the controller using the I²C command register (I2COM[M/S]). Set the master’s start bit, I2COM[STR], to begin a transfer; setting a slave’s I2COM[STR] activates the slave to wait for a transfer request from a master.


If a master or slave transmitter’s current TxBD[L] is set, transmission stops once the buffer is sent; that is, I2COM[STR] must be set again to reactivate transfers. If TxBD[L] is zero, once the current buffer is sent, the controller begins processing the next TxBD without waiting for I2COM[STR] to be set again.

The following sections further detail the transfer process.

39.3.1 I²C Master Write (Slave Read)

If the PowerQUICC II is the master, prepare the transmit buffers and BDs before initiating a write. Initialize the first transmit data byte with the slave address and write request (R/W = 0).

If the PowerQUICC II is the slave target of the write, prepare receive buffers and BDs to await the master’s request. [Figure 39-4](#) shows the timing for a master write.



Note: Data and ACK are repeated n times.

Figure 39-4. I²C Master Write Timing

3. After the first byte is shifted in, the slave compares the received data to its slave address. If the slave is an PowerQUICC II, the address is programmed in its I²C address register (I2ADD).
 - If a match is found, the slave acknowledges the received byte and begins transmitting on the clock pulse immediately following the acknowledge.
 - If a match is found but the slave is not ready, the read request is not acknowledged and the transaction is aborted. If the slave is an PowerQUICC II, a maskable transmission error interrupt is triggered to allow software to prepare data for transmission on the next try.
 - If a mismatch occurs, the slave ignores the message and searches for a new start condition.
4. The master acknowledges each byte sent as long as an overrun does not occur. If the master receiver fails to acknowledge a byte, the slave aborts transmission. For a slave PowerQUICC II, the abort generates a maskable interrupt. A maskable interrupt is also issued after a complete buffer is sent or after an error. If an underrun occurs, the PowerQUICC II slave sends ones until a stop condition is detected.

39.3.4 I²C Multi-Master Considerations

The I²C controller supports a multi-master configuration, in which the I²C controller must alternate between master and slave modes. The I²C controller supports this by implementing I²C master arbitration in hardware. However, due to the nature of the I²C bus and the implementation of the I²C controller, certain software considerations must be made.

A PowerQUICC II I²C controller attempting a master read request could simultaneously be targeted for an external master write (slave read). Both operations trigger the controller's I2CER[RXB] event, but only one operation wins the bus arbitration. To determine which operation caused the interrupt, software must verify that its transmit operation actually completed before assuming that the received data is the result of its read operation.

Problems could also arise if the PowerQUICC II's I²C controller master sets up a transmit buffer and BD for a write request, but then is the target of a read request from another master. Without software precautions, the I²C controller responds to the other master with the transmit buffer originally intended for its own write request. To avoid this situation, a higher-level handshake protocol must be used. For example, a master, before reading a slave, writes the slave with a description of the requested data (which register should be read, for example). This operation is typical with many I²C devices.

In addition, it is not recommended to enable the PowerQUICC II's I²C controller while another I²C master is executing transactions on the bus. The PowerQUICC II's I²C controller should wait for the bus to become idle.

The PowerQUICC II's I²C controller assumes that other I²C devices on the bus closely conform to the I²C specification. Unexpected behavior can occur if the PowerQUICC II I²C controller is connected with devices which operate outside the specification. For example, a slave device which acknowledges a master write with two SCL pulses instead of one (total of 10 SCL pulses), can cause wrong behavior of the PowerQUICC I²C controller on its next transaction.

39.4 I²C Registers

The following sections describe the I²C registers.

39.4.1 I²C Mode Register (I2MOD)

The I²C mode register, shown in [Figure 39-6](#), controls the I²C modes and clock source.

	0	1	2	3	4	5	6	7
Field	—		REVD	GCD	FLT	PDIV		EN
Reset	0000_0000							
R/W	R/W							
Addr	0x0x11860							

Figure 39-6. I²C Mode Register (I2MOD)

[Table 39-1](#) describes I2MOD bit functions.

Table 39-1. I²C Mode Register (I2MOD) Field Descriptions

Bits	Name	Description
0–1	—	Reserved and should be cleared.
2	REVD	Reverse data. Determines the Rx and Tx character bit order. 0 Normal operation. The msb (bit 0) of a character is transferred first. 1 Reverse data. the lsb (bit 7) of a character is transferred first. Note: Clearing REVD is strongly recommended to ensure consistent bit ordering across devices.
3	GCD	General call disable. Determines whether the receiver acknowledges a general call address. 0 General call address is enabled. 1 General call address is disabled.
4	FLT	Clock filter. Determines if the I ² C input clock SCL is filtered to prevent spikes in a noisy environment. 0 SCL is not filtered. 1 SCL is filtered by a digital filter.
5–6	PDIV	Predivider. Selects the clock division factor before it is input into the I ² C BRG. The clock source for the I ² C BRG is the BRGCLK generated from the CPM clock; see Section 10.8, “System Clock Control Register (SCCR)” . 00 BRGCLK/32 01 BRGCLK/16 10 BRGCLK/8 11 BRGCLK/4 Note: To both save power and reduce noise susceptibility, select the PDIV with the largest division factor (slowest clock) that still meets performance requirements.
7	EN	Enable I ² C operation. 0 I ² C is disabled. The I ² C is in a reset state and consumes minimal power. 1 I ² C is enabled. Do not change other I2MOD bits when EN is set.

39.4.2 I²C Address Register (I2ADD)

The I²C address register, shown in [Figure 39-7](#), holds the address for this I²C port.

Field	0	6	7
	SAD		—
Reset	Undefined		
R/W	R/W		
Addr	0x0x11864		

Figure 39-7. I²C Address Register (I2ADD)

Table 39-2 describes I2ADD fields.

Table 39-2. I2ADD Field Descriptions

Bits	Name	Description
0–6	SAD	Slave address 0–6. Holds the slave address for the I ² C port.
7	—	Reserved and should be cleared.

39.4.3 I²C Baud Rate Generator Register (I2BRG)

The I²C baud rate generator register, shown in Figure 39-8, sets the divide ratio of the I²C BRG.

Field	0	7
	DIV	
Reset	1111_1111	
R/W	R/W	
Addr	0x0x11868	

Figure 39-8. I²C Baud Rate Generator Register (I2BRG)

Table 39-3 describes I2BRG fields.

Table 39-3. I2BRG Field Descriptions

Bits	Name	Description
0–7	DIV	Division ratio 0–7. Specifies the divide ratio of the BRG divider in the I ² C clock generator. The output of the prescaler is divided by $2 * ([DIV0-DIV7] + 3 + (2 * I2MOD[FLT]))$ and the clock has a 50% duty cycle. DIV must be programmed to a minimum value of 3 if the digital filter is disabled ($I2MOD[FLT] = 0$) and 6 if it is enabled ($I2MOD[FLT] = 1$).

39.4.4 I²C Event/Mask Registers (I2CER/I2CMR)

The I²C event register (I2CER) is used to generate interrupts and report events. When an event is recognized, the I²C controller sets the corresponding I2CER bit. I2CER bits are cleared by writing ones; writing zeros has no effect. Setting a bit in the I²C mask register (I2CMR) enables and clearing a bit masks the corresponding interrupt. Unmasked I2CER bits must be cleared before the CP clears internal interrupt requests. Figure 39-9 shows both registers.

Field	0	2	3	4	5	6	7
	—		TXE	—	BSY	TXB	RXB
Reset	0000_0000						
R/W	R/W						
Addr	0x0x11870(I2CER)/0x0x11874 I2CMR)						

Figure 39-9. I²C Event/Mask Registers (I2CER/I2CMR)

Table 39-4 describes the I2CER/I2CMR fields.

Table 39-4. I2CER/I2CMR Field Descriptions

Bits	Name	Description
0–2	—	Reserved and should be cleared.
3	TXE	Tx error. Set when an error occurs during transmission.
4	—	Reserved and should be cleared.
5	BSY	Busy. Set after the first character is received but discarded because no Rx buffer is available.
6	TXB	Tx buffer. Set when the Tx data of the last character in the buffer is written to the Tx FIFO. Two character times must elapse to guarantee that all data has been sent.
7	RXB	Rx buffer. Set after the last character is written to the Rx buffer and the RxBD is closed.

39.4.5 I²C Command Register (I2COM)

The I²C command register, shown in Figure 39-10, is used to start I²C transfers and to select master or slave mode.

Field	0	1	2	3	4	5	6	7
	STR	—						M/S
Reset	0000_0000							
R/W	R/W							
Addr	0x0x1186C							

Figure 39-10. I²C Command Register (I2COM)

Table 39-5 describes I2COM fields.

Table 39-5. I2COM Field Descriptions

Bits	Name	Description
0	STR	Start transmit. In master mode, setting STR causes the I ² C controller to start sending data from the I ² C Tx buffers if they are ready. In slave mode, setting STR when the I ² C controller is idle causes it to load the Tx data register from the I ² C Tx buffer and start sending when it receives an address byte that matches the slave address with R/W = 1. STR is always read as a 0.

Table 39-5. I2COM Field Descriptions

Bits	Name	Description
1–6	—	Reserved and should be cleared.
7	M/S	Master/slave. Configures the I ² C controller to operate as a master or a slave. 0 I ² C is a slave. 1 I ² C is a master.

39.5 I²C Parameter RAM

The I²C controller parameter table is used for the general I²C parameters and is similar to the SCC general-purpose parameter RAM. The CP accesses the I²C parameter table using a user-programmed pointer (I2C_BASE) located in the parameter RAM; see [Section 14.5.2, “Parameter RAM.”](#) The I²C parameter table can be placed at any 64-byte aligned address in the dual-port RAM’s general-purpose area (banks 1–8, 11 and 12). The user must initialize certain parameter RAM values before the I²C is enabled; the CP initializes the other values. Software usually does not access parameter RAM entries once they are initialized; they should be changed only when the I²C is inactive.

[Table 39-6](#) shows the I²C parameter memory map.

Table 39-6. I²C Parameter RAM Memory Map

Offset ¹	Name	Width	Description
0x00	RBASE	Hword	Rx/TxBD table base address. Indicate where the BD tables begin in the dual-port RAM. Setting Rx/TxBD[W] in the last BD in each BD table determines how many BDs are allocated for the Tx and Rx sections of the I ² C. Initialize RBASE/TBASE before enabling the I ² C. Furthermore, do not configure BD tables of the I ² C to overlap any other active controller’s parameter RAM. RBASE and TBASE should be divisible by eight.
0x02	TBASE	Hword	
0x04	RFCR	Byte	Rx/Tx function code registers. The function code registers contain the transaction specification associated with SDMA channel accesses to external memory. See Figure 39-11 and Table 39-7 .
0x05	TFRCR	Byte	
0x06	MRBLR	Hword	Maximum receive buffer length. Defines the maximum number of bytes the PowerQUICC II writes to a Rx buffer before moving to the next buffer. The PowerQUICC II writes fewer bytes to the buffer than the MRBLR value if an error or end-of-frame occurs. Buffers should not be smaller than MRBLR. Tx buffers are unaffected by MRBLR and can vary in length; the number of bytes to be sent is specified in TxBD[Data Length]. MRBLR is not intended to be changed while the I ² C is operating. However it can be changed in a single bus cycle with one 16-bit move (not two 8-bit bus cycles back-to-back). The change takes effect when the CP moves control to the next RxBD. To guarantee the exact RxBD on which the change occurs, change MRBLR only while the I ² C receiver is disabled. MRBLR should be greater than zero; it should be an even number if the character length of the data exceeds 8 bits.
0x08	RSTATE	Word	Rx internal state. ² Reserved for CP use.
0x0C	RPTR	Word	Rx internal data pointer ² is updated by the SDMA channels to show the next address in the buffer to be accessed.

Table 39-6. I²C Parameter RAM Memory Map (continued)

Offset ¹	Name	Width	Description
0x10	RBPTR	Hword	RxBD pointer. Points to the next descriptor the receiver transfers data to when it is in an idle state or to the current descriptor during frame processing for each I ² C channel. After a reset or when the end of the descriptor table is reached, the CP initializes RBPTR to the value in RBASE. Most applications should not write RBPTR, but it can be modified when the receiver is disabled or when no receive buffer is used.
0x12	RCOUNT	Hword	Rx internal byte count ² is a down-count value that is initialized with the MRBLR value and decremented with every byte the SDMA channels write.
0x14	RTEMP	Word	Rx temp. ² Reserved for CP use.
0x18	TSTATE	Word	Tx internal state. ² Reserved for CP use.
0x1C	TPTR	Word	Tx internal data pointer ² is updated by the SDMA channels to show the next address in the buffer to be accessed.
0x20	TBPTR	Hword	TxBD pointer. Points to the next descriptor that the transmitter transfers data from when it is in an idle state or to the current descriptor during frame transmission. After a reset or when the end of the descriptor table is reached, the CP initializes TBPTR to the value in TBASE. Most applications should not write TBPTR, but it can be modified when the transmitter is disabled or when no transmit buffer is used.
0x22	TCOUNT	Hword	Tx internal byte count ² is a down-count value initialized with TxBD[Data Length] and decremented with every byte read by the SDMA channels.
0x24	TTEMP	Word	Tx temp. ² Reserved for CP use.
0x34	SDMATMP	Word	SDMA temp. ² Reserved for CP use.

¹ From the pointer value programmed in I2C_BASE at IMMR + 0x8AFC.

² Normally, these parameters need not be accessed.

Figure 39-11 shows the RFCR/TFCR bit fields.

	0	1	2	3	4	5	6	7
Field			GBL	BO		TC2	DTB	—
Reset	0000_0000							
R/W	R/W							
Addr	I2C_BASE + 04 (RFCR)/I2C_BASE + 05 (TFCR)							

Figure 39-11. I²C Function Code Registers (RFCR/TFCR)

Table 39-7 describes the RFCR/TFCR bit fields.

Table 39-7. RFCR/TFCR Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2	GBL	Global access bit 0 Disable memory snooping 0 Enable memory snooping

Table 39-7. RFCR/TFRCR Field Descriptions

Bits	Name	Description
3–4	BO	Byte ordering. Selects the required byte ordering for the buffer. If BO is changed on-the-fly, it takes effect at the beginning of the next frame or BD. 00 True little-endian. Note this mode can only be used with 32-bit port size memory. 01 Big-endian 1x Munged little-endian
5	TC2	Transfer code 2. Contains the transfer code value of TC[2], used during this SDMA channel memory access. TC[0–1] is driven with a 0b11 to identify this SDMA channel access as a DMA-type access.
6	DTB	Data bus indicator. 0 Use 60x bus for SDMA operation. 1 Use local bus for SDMA operation.
7	—	Reserved, should be cleared.

39.6 I²C Commands


The I²C transmit and receive commands, shown in [Table 39-8](#), are issued to the CP command register (CPCR).

Table 39-8. I²C Transmit/Receive Commands

Command	Description
INIT TX PARAMETERS	Initializes all transmit parameters in the parameter RAM to their reset state. Should be issued only when the transmitter is disabled. The INIT TX AND RX PARAMETERS command can also be used to reset both the Tx and Rx parameters.
CLOSE RXBD	Forces the I ² C controller to close the current Rx BD and use the next BD for subsequently received data. If the controller is not receiving data, no action is taken. Use this command to extract data from a partially full buffer.
INIT RX PARAMETERS	Initializes all receive parameters in the parameter RAM to their reset state. Should be issued only when the receiver is disabled. The INIT TX AND RX PARAMETERS command can also be used to reset both the Tx and Rx parameters.

39.7 The I²C Buffer Descriptor (BD) Table

As shown in [Figure 39-12](#), buffer descriptors (BDs) are organized into separate RxBD and TxBD tables in dual-port RAM. The tables have the same basic configuration as for the SCCs and SMCs and form circular queues that determine the order buffers are transferred. The CP uses BDs to confirm reception and transmission or to indicate error conditions so that the core knows buffers have been serviced. The buffers themselves can be placed in external memory or in any unused parameter area of the dual-port RAM.

Figure 39-12. I²C Memory Structure

39.7.1 I²C Buffer Descriptors (BDs)

Receive and transmit buffer descriptors report information about each buffer transferred and whether a maskable interrupt should be generated. Each 64-bit BD, shown in Figure 39-13 and Figure 39-14, has the following structure:

- The half word at offset + 0 contains status and control bits. The CP updates the status bits after the buffer is sent or received.
- The half word at offset + 2 contains the data length (in bytes) that is sent or received.
 - For an RxBd, this is the number of octets the CP writes into this RxBd's buffer once the descriptor closes. The CP updates this field after the received data is placed into the associated buffer. Memory allocated for this buffer should be no smaller than MRBLR.
 - For a TxBD, this is the number of octets the CP should transmit from its buffer. Normally, this value should be greater than zero. The CP never modifies this field.
- The word at offset + 4 points to the beginning of the buffer.
 - For an RxBd, the pointer must be even and can point to internal or external memory.
 - For a TxBD, the pointer can be even or odd. The buffer can reside in internal or external memory.

39.7.1.1 I²C Receive Buffer Descriptor (RxBd)

Using RxBds, the CP reports on each buffer received, closes the current buffer, generates a maskable interrupt, and starts receiving data in the next buffer when the current one is full. It closes the buffer when a stop or start condition is found on the I²C bus or when an overrun error occurs. The core should write RxBd bits before the I²C controller is enabled.


Figure 39-13. I²C RxBD

Table 39-9 describes I²C RxBD status and control bits.

Table 39-9. I²C RxBD Status and Control Bits

Bits	Name	Description
0	E	Empty. 0 The buffer is full or stopped receiving because of an error. The core can examine or write to any fields of this RxBD, but the CP does not use this BD while E = 0. 1 The buffer is empty or reception is in progress. The CP owns this RxBD and its buffer. Once E is set, the core should not write any fields of this RxBD.
1	—	Reserved and should be cleared.
2	W	Wrap (last BD in table). 0 Not the last BD in the RxBD table. 1 Last BD in the RxBD table. After this buffer is used, the CP receives incoming data using the BD pointed to by RBASE (top of the table). The number of BDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is full. 1 The I2CER[RXB] is set when the CP fills this buffer, indicating that the core needs to process the buffer. The RXB bit can cause an interrupt if it is enabled.
4	L	Last. The I ² C controller sets L. 0 This buffer does not contain the last character of the message. 1 This buffer holds the last character of the message. The I ² C controller sets L after all received data is placed into the associated buffer, or because of a stop or start condition or an overrun.
5–13	—	Reserved and should be cleared.
14	OV	Overrun. Set when a receiver overrun occurs during reception. The I ² C controller updates this bit after the received data is placed into the associated buffer.
15	—	Reserved and should be cleared.

39.7.1.2 I²C Transmit Buffer Descriptor (TxBD)

Transmit data is arranged in buffers referenced by TxBDs in the TxBD table. The first word of the TxBD, shown in Figure 39-14, contains status and control bits.


Figure 39-14. I²C TxBD

Table 39-10 describes I²C TxBD status and control bits.

Table 39-10. I²C TxBD Status and Control Bits

Bits	Name	Description
0	R	Ready. 0 The buffer is not ready to be sent. This BD or its buffer can be modified. The CP clears R after the buffer is sent or an error occurs. 1 The buffer is ready for transmission or is being sent. The BD cannot be modified once R is set.
1	—	Reserved and should be cleared.
2	W	Wrap (last BD in TxBD table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CP transmits data using the BD pointed to by TBASE (top of the table). The number of BDs in this table is determined only by the W bit and overall space constraints of the dual-port RAM.
3	I	Interrupt. 0 No interrupt is generated after this buffer is serviced. 1 I2CER[TXB] or I2CER[TXE] is set when the buffer is serviced. If enabled, an interrupt occurs.
4	L	Last. 0 This buffer does not contain the last character of the message. 1 This buffer contains the last character of the message. The I ² C controller generates a stop condition after sending this buffer.
5	S	Generate start condition. Provides ability to send back-to-back frames with one I2COM[STR] trigger. 0 Do not send a start condition before the first byte of the buffer. 1 Send a start condition before the first byte of the buffer. (Used to separate frames.) Note: If this BD is the first one in the frame when I2COM[STR] is triggered, a start condition is sent regardless of the value of TxBD[S].
6–12	—	Reserved and should be cleared.
13	NAK	No acknowledge. Indicates that the transmission was aborted because the last byte sent was not acknowledged. The I ² C controller updates NAK after the buffer is sent.
14	UN	Underrun. Indicates that the I ² C controller encountered a transmitter underrun condition while sending the associated buffer. The I ² C controller updates UN after the buffer is sent.
15	CL	Collision. Indicates that transmission terminated because the transmitter was lost while arbitrating for the bus. The I ² C controller updates CL after the buffer is sent.

Chapter 40

Parallel I/O Ports

The CPM supports four general-purpose I/O ports—ports A, B, C, and D. Each pin in the I/O ports can be configured as a general-purpose I/O signal or as a dedicated peripheral interface signal. Port C is unique in that 16 of its pins can generate interrupts to the interrupt controller.

Each pin can be configured as an input or output and has a latch for data output, read or written at any time, and configured as general-purpose I/O or a dedicated peripheral pin. Part of the pins can be configured as open-drain (the pin can be configured in a wired-OR configuration on the board). The pin drives a zero voltage but three-states when driving a high voltage.

Note that port pins do not have internal pull-up resistors. Due to the CPM's significant flexibility, many dedicated peripheral functions are multiplexed onto the ports. The functions are grouped to maximize the pins' usefulness in the greatest number of PowerQUICC II applications. The reader may not obtain a full understanding of the pin assignment capability described in this chapter without understanding the CPM peripherals.

40.1 Features

The following is a list of the parallel I/O ports' important features:

- Port A is 32 bits
- Port B is 28 bits
- Port C is 32 bits
- Port D is 28 bits
- All ports are bidirectional
- All ports have alternate on-chip peripheral functions
- All ports are three-stated at system reset
- All pin values can be read while the pin is connected to an on-chip peripheral
- Open-drain capability on some pins
- Port C offers 16 interrupt input pins

40.2 Port Registers

Each port has four memory-mapped, read/write, 32-bit control registers.

40.2.1 Port Open-Drain Registers (PODRA–PODRD)

The port open-drain register (PODR), shown in [Figure 40-1](#), indicates a normal or wired-OR configuration of the port pins.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	OD0 ¹	OD1 ¹	OD2 ¹	OD3 ¹	OD4	OD5	OD6	OD7	OD8	OD9	OD10	OD11	OD12	OD13	OD14	OD15
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x10D0C (PODRA), 0x0x10D2C (PODRB), 0x0x10D4C (PODRC), 0x0x10D6C (PODRD)															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	OD16	OD17	OD18	OD19	OD20	OD21	OD22	OD23	OD24	OD25	OD26	OD27	OD28	OD29	OD30	OD31
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x10D0E (PODRA), 0x10D2E (PODRB), 0x10D4E (PODRC), 0x10D6E (PODRD)															

¹ These bits are valid for PODRA and PODRC only

Figure 40-1. Port Open-Drain Registers (PODRA–PODRD)

Table 40-1 describes PODR fields.

Table 40-1. PODRx Field Descriptions

Bits	Name	Description
0–31	ODx	Open-drain configuration. Determines whether the corresponding pin is actively driven as an output or is an open-drain driver. Note that bits OD0–OD3 are valid for PODRA and PODRC only. 0 The I/O pin is actively driven as an output. 1 The I/O pin is an open-drain driver. As an output, the pin is driven active-low, otherwise it is three-stated.

40.2.2 Port Data Registers (PDATA–PDATD)

A read of a port data register (PDAT_x), shown in Figure 40-2, returns the data at the pin, independent of whether the pin is defined as an input or output. This allows detection of output conflicts at the pin by comparing the written data with the data on the pin.

A write to the PDAT_x is latched and if the equivalent PDIR bit is configured as an output, the value latched for that bit is driven onto its respective pin. PDAT_x can be read or written at any time and is not initialized.

If a port pin is selected as a general-purpose I/O pin, it can be accessed through the port data register (PDAT_x). Data written to the PDAT_x is stored in an output latch. If a port pin is configured as an output, the output latch data is gated onto the port pin. In this case, when PDAT_x is read, the port pin itself is read. If a port pin is configured as an input, data written to PDAT_x is still stored in the output latch, but is prevented from reaching the port pin. In this case, when PDAT_x is read, the state of the port pin is read.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	D0 ¹	D1 ¹	D2 ¹	D3 ¹	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Reset	—															
R/W	R/W															
Addr	0x0x10D10 (PDATA), 0x0x10D30 (PDATB), 0x0x10D50 (PDATC), 0x0x10D70 (PDATD)															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
Reset	—															
R/W	R/W															
Addr	0x10D12 (PDATA), 0x10D32 (PDATB), 0x10D52 (PDATC), 0x10D72 (PDATD)															

¹ These bits are valid for PDATA and PDATC only

Figure 40-2. Port Data Registers (PDATA–PDATD)

40.2.3 Port Data Direction Registers (PDIRA–PDIRD)

The port data direction register(PDIR), shown in [Figure 40-3](#), is cleared at system reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	DR0 ¹	DR1 ¹	DR2 ¹	DR3 ¹	DR4	DR5	DR6	DR7	DR8	DR9	DR10	DR11	DR12	DR13	DR14	DR15
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x10D00 (PDIRA), 0x0x10D20 (PDIRB), 0x0x10D40 (PDIRC), 0x0x10D60 (PDIRD)															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	DR16	DR17	DR18	DR19	DR20	DR21	DR22	DR23	DR24	DR25	DR26	DR27	DR28	DR29	DR30	DR31
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x10D02 (PDIRA), 0x10D22 (PDIRB), 0x10D42 (PDIRC), 0x10D62 (PDIRD)															

¹ These bits are valid for PDIRA and PDIRC only

Figure 40-3. Port Data Direction Register (PDIR)

[Table 40-2](#) describes PDIR fields.

Table 40-2. PDIR Field Descriptions

Bits	Name	Description
0–31	DRx	Direction. Indicates whether a pin is used as an input or an output. Note that bits DR0–DR3 are valid for PDIRA and PDIRC only. 0 The corresponding pin is an input or is bidirectional. 1 The corresponding pin is an output.

40.2.4 Port Pin Assignment Register (PPAR)

The port pin assignment register (PPAR) is cleared at system reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	DD0 ¹	DD1 ¹	DD2 ¹	DD3 ¹	DD4	DD5	DD6	DD7	DD8	DD9	DD10	DD11	DD12	DD13	DD14	DD15
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x10D04 (PPARA), 0x0x10D24 (PPARB), 0x0x10D44 (PPARC), 0x0x10D64 (PPARD)															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	DD16	DD17	DD18	DD19	DD20	DD21	DD22	DD23	DD24	DD25	DD26	DD27	DD28	DD29	DD30	DD31
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x10D06 (PPARA), 0x10D26 (PPARB), 0x10D46 (PPARC), 0x10D66 (PPARD)															

¹ These bits are valid for PPARA and PPARC only

Figure 40-4. Port Pin Assignment Register (PPARA–PPARD)

Table 40-2 describes PPARx fields.

Table 40-3. PPAR Field Descriptions

Bits	Name	Description
0–31	DDx	Dedicated enable. Indicates whether a pin is a general-purpose I/O or a dedicated peripheral pin. Note: Bits DD0–DD3 are valid for PPARA and PPARC only. 0 General-purpose I/O. The peripheral functions of the pin are not used. 1 Dedicated peripheral function. The pin is used by the internal module. The on-chip peripheral function to which it is dedicated can be determined by other bits such as those is the PDIR.

40.2.5 Port Special Options Registers A–D (PSORA–PSORD)

Figure 40-5 shows the port special options registers (PSORx).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	SO0 ¹	SO1 ¹	SO2 ¹	SO3 ¹	SO4	SO5	SO6	SO7	SO8	SO9	SO10	SO11	SO12	SO13	SO14	SO15
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x0x10D08 (PSORA), 0x0x10D28 (PSORB), 0x0x10D48 (PSORC), 0x0x10D68 (PSORD)															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	SO16	SO17	SO18	SO19	SO20	SO21	SO22	SO23	SO24	SO25	SO26	SO27	SO28	SO29	SO30	SO31
Reset	0000_0000_0000_0000															
R/W	R/W															
Addr	0x10D0A (PSORA), 0x10D2A (PSORB), 0x10D4A (PSORC), 0x10D6A (PSORD)															

¹ These bits are valid for PSORA and PSORC only

Figure 40-5. Special Options Registers (PSORA–POSRD)

PSOR bits are effective only if the corresponding PPAR_x[DD_x] = 1 (a dedicated peripheral function). Table 40-4 describes PSOR_x fields.

Table 40-4. PSOR_x Field Descriptions


Bits	Name	Description
0–31	SO _x	Special-option. Determines whether a pin configured for a dedicated function (PPAR _x [DD _x] = 1) uses option 1 or option 2. Note that bits SO0–SO3 are valid for PSORA and PSORC only. Options are described in Section 40.2, “Port Registers.” 0 Dedicated peripheral function. Option 1. 1 Dedicated peripheral function. Option 2.

NOTE

If the corresponding PPAR_x[DD_x] = 1 (configured as a general-purpose pin) before programming a PSOR_x or PDIR_x bit, a pin might function for a short period as an unwanted dedicated function and cause unknown behavior.

40.3 Port Block Diagram

Figure 40-6 shows the functional block diagram.



Register Name	0	1	Description
PPAR _x	General purpose	Dedicated	Port pin assignment
PSOR _x	Dedicated 1	Dedicated 2	Special operation
PDIR _x	Input	Output	Direction ¹
PODR _x	Regular	Open drain	
PDAT _x	0	1	Data

¹ Bidirectional signals must be programmed as inputs (PDIR = 0).

Figure 40-6. Port Functional Operation

40.4 Port Pins Functions

Each pin can operate as a general purpose I/O pin or as a dedicated input or output pin.

40.4.1 General Purpose I/O Pins

Each one of the port pins is independently configured as a general-purpose I/O pin if the corresponding port pin assignment register (PPAR) bit is cleared. Each pin is configured as a dedicated on-chip peripheral pin if the corresponding PPAR bit is set. When the port pin is configured as a general-purpose I/O pin, the signal direction for that pin is determined by the corresponding control bit in the port data direction register (PDIR). The port I/O pin is configured as an input if the corresponding PDIR bit is cleared; it is configured as an output if the corresponding PDIR bit is set. All PPAR and PDIR bits are cleared on total system reset, configuring all port pins as general-purpose input pins.

If a port pin is selected as a general-purpose I/O pin, it can be accessed through the port data register (PDAT_x). Data written to the PDAT_x is stored in an output latch. If a port pin is configured as an output, the output latch data is gated onto the port pin. In this case, when PDAT_x is read, the port pin itself is read. If a port pin is configured as an input, data written to PDAT_x is still stored in the output latch, but is prevented from reaching the port pin. In this case, when PDAT_x is read, the state of the port pin is read.

40.4.2 Dedicated Pins

When a port pin is not configured as a general-purpose I/O pin, it has a dedicated functionality, as described in the following tables. Note that if an input to a peripheral is not supplied from a pin, a default value is supplied to the on-chip peripheral as listed in the right-most column.

NOTE

Some output functions can be output on 2 different pins. For example, the output for BRG1 can come out on both PC31 and PD19. The user can freely configure such functions to be output on two pins at once. However, there is typically no advantage in doing so unless there is a large fanout where it is advantageous to share the load between two pins.

Many input functions can also come from two different pins; see [Section 40.5, “Ports Tables.”](#)

40.5 Ports Tables

[Table 40-5](#) through [Table 40-8](#) describe the ports functionality according to the configuration of the port registers (PPAR_x, PSOR_x, and PDIR_x). Each pin can function as a general purpose I/O, one of two dedicated outputs, or one of two dedicated inputs.

As shown in [Figure 40-7](#), some input functions can come from two different pins for flexibility. Secondary option programming is relevant only if primary option is programmed to the default value.




Figure 40-7. Primary and Secondary Option Programming

In the tables below, the default value for a primary option is simply a reference to the secondary option. In the secondary option, the programming is relevant only if the primary option is not used for the function.

Table 40-5 shows the port A pin assignments.

Table 40-5. Port A—Dedicated Pin Assignment (PPARA = 1)

Pin	Pin Function					
	PSORA = 0			PSORA = 1		
	PDIRA = 1 (Output)	PDIRA = 0 (Input)	Default Input	PDIRA = 1 (Output)	PDIRA = 0 (Input, or Inout if Specified)	Default Input
PA31	FCC1: TxEnb ¹ UTOPIA master	FCC1: TxEnb ¹ UTOPIA slave	GND		FCC1: COL MII	GND
PA30	FCC1: TxClav ¹ UTOPIA slave	FCC1: TxClav ¹ UTOPIA master FCC1: TxClav0 ¹ MPHY, master, direct polling	GND	FCC1: $\overline{\text{RTS}}$	FCC1: CRS MII	GND
PA29	FCC1: TxSOC ¹ UTOPIA			FCC1: TX_ER MII		
PA28	FCC1: RxEnb ¹ UTOPIA master	FCC1: RxEnb ¹ UTOPIA slave	GND	FCC1: TX_EN MII		
PA27		FCC1: RxSOC ¹ UTOPIA	GND		FCC1: RX_DV MII	GND
PA26	FCC1: RxClav ¹ UTOPIA slave	FCC1: RxClav ¹ UTOPIA master FCC1: RxClav0 ¹ MPHY, master, direct polling	GND		FCC1: RX_ER MII	GND

Table 40-5. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

Pin	Pin Function					
	PSORA = 0			PSORA = 1		
	PDIRA = 1 (Output)	PDIRA = 0 (Input)	Default Input	PDIRA = 1 (Output)	PDIRA = 0 (Input, or Inout if Specified)	Default Input
PA25	FCC1: TxD[0] ¹ UTOPIA 8 FCC1: TxD[8] ¹ UTOPIA 16			MSNUM[0] ²		
PA24	FCC1: TxD[1] ¹ UTOPIA 8 FCC1: TxD[9] ¹ UTOPIA 16			MSNUM[1] ²		
PA23	FCC1: TxD[2] ¹ UTOPIA 8 FCC1: TxD[10] ¹ UTOPIA 16					
PA22	FCC1: TxD[3] ¹ UTOPIA 8 FCC1: TxD[11] ¹ UTOPIA 16					
PA21	FCC1: TxD[4] ¹ UTOPIA 8 FCC1: TxD[12] ¹ UTOPIA 16 FCC1: TxD[3] MII/HDLC nibble					
PA20	FCC1: TxD[5] ¹ UTOPIA 8 FCC1: TxD[13] ¹ UTOPIA 16 FCC1: TxD[2] MII/HDLC nibble					
PA19	FCC1: TxD[6] UTOPIA 8 FCC1: TxD[14] UTOPIA 16 FCC1: TxD[1] MII/HDLC nibble					
PA18	FCC1: TxD[7] ¹ UTOPIA 8 FCC1: TxD[15] ¹ UTOPIA 16 FCC1: TxD[0] MII/HDLC nibble FCC1: TxD HDLC/transp					

Table 40-5. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

Pin	Pin Function					
	PSORA = 0			PSORA = 1		
	PDIRA = 1 (Output)	PDIRA = 0 (Input)	Default Input	PDIRA = 1 (Output)	PDIRA = 0 (Input, or Inout if Specified)	Default Input
PA17		FCC1: RxD[7] ¹ UTOPIA 8 FCC1: RxD[15] ¹ UTOPIA 16 FCC1: RxD[0] MII/HDLC nibble FCC1: RxD HDLC/transp.	GND			
PA16		FCC1: RxD[6] ¹ UTOPIA 8 FCC1: RxD[14] ¹ UTOPIA 16 FCC1: RxD[1] MII/HDLC nibble	GND			
PA15		FCC1: RxD[5] ¹ UTOPIA 8 FCC1: RxD[13] ¹ UTOPIA 16 FCC1: RxD[2] MII/HDLC nibble	GND			
PA14		FCC1: RxD[4] ¹ UTOPIA 8 FCC1: RxD[12] ¹ UTOPIA 16 FCC1: RxD[3] MII/HDLC nibble	GND			
PA13		FCC1: RxD[3] ¹ UTOPIA 8 FCC1: RxD[11] ¹ UTOPIA 16	GND	MSNUM[2] ²		
PA12		FCC1: RxD[2] ¹ UTOPIA 8 FCC1: RxD[10] ¹ UTOPIA 16	GND	MSNUM[3] ²		
PA11		FCC1: RxD[1] ¹ UTOPIA 8 FCC1: RxD[9] ¹ UTOPIA 16	GND	MSNUM[4] ²		
PA10		FCC1: RxD[0] ¹ UTOPIA 8 FCC1: RxD[8] ¹ UTOPIA 16	GND	MSNUM[5] ²		

Table 40-5. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

Pin	Pin Function					
	PSORA = 0			PSORA = 1		
	PDIRA = 1 (Output)	PDIRA = 0 (Input)	Default Input	PDIRA = 1 (Output)	PDIRA = 0 (Input, or Inout if Specified)	Default Input
PA9	SMC2: SMTXD			TDM_A1: L1TXD[0] Output, nibble	TDM_A1: L1TXD Inout, serial	GND
PA8		SMC2: SMRXD (primary option)	by PD4		TDM_A1: L1RXD[0] Input, nibble TDM_A1: L1RXD Inout, serial	GND
PA7		SMC2: SMSYN (primary option)	by PC0		TDM_A1: L1TSYNC/GRANT	GND
PA6					TDM_A1: L1RSYNC	GND
PA5	SCC2: RSTR\bar{T}	FCC1: RxPrty^{1,3} UTOPIA (secondary option)	GND	FCC2: RxAddr[2]¹ MPHY master	IDMA4: DREQ	GND
PA4	FCC2: RxAddr[1]¹ MPHY master	SCC2: REJECT\bar{T}	VDD		IDMA4: D$\bar{O}N\bar{E}$ Inout	VDD
PA3	FCC2: RxAddr[0]¹ MPHY master	CLK19	GND	IDMA4: D$\bar{A}C\bar{K}$	TDM_A2: L1RXD[1] Nibble	GND
PA2	FCC2: TxAddr[0]¹ MPHY master	CLK20	GND	IDMA3: D$\bar{A}C\bar{K}$		
PA1	FCC2: TxAddr[1]¹ MPHY master	SCC1: REJECT\bar{T}	VDD		IDMA3: D$\bar{O}N\bar{E}$ Inout	VDD
PA0	SCC1: RSTR\bar{T}			FCC2: TxAddr[2]¹ MPHY master	IDMA3: DREQ	GND

¹ Not available on the MPC8250.

² MSNUM[0–4] is the sub-block code of the peripheral controller using SDMA; MSNUM[5] indicates which section, transmit or receive, is active during the transfer. See [Section 19.2.4, “SDMA Transfer Error MSNUM Registers \(PDTEM and LDTEM\).”](#)

³ .25 μ m (HiP4) devices only: available only when the primary option for this function is not used.

Table 40-6 shows the port B pin assignments.

Table 40-6. Port B Dedicated Pin Assignment (PPARB = 1)

Pin	Pin Function					
	PSORB = 0			PSORB = 1		
	PDIRB = 1 (Output)	PDIRB = 0 (Input)	Default Input	PDIRB = 1 (Output)	PDIRB = 0 (Input or Inout if Specified)	Default Input
PB31	FCC2: TX_ER MII	FCC2: RxSOC ¹ UTOPIA	GND		TDM_B2: L1TXD Inout	GND
PB30	FCC2: TxSOC ¹ UTOPIA	FCC2: RX_DV MII	GND		TDM_B2: L1RXD Inout	GND
PB29	FCC2: RxClav ¹ UTOPIA slave	FCC2: RxClav ¹ UTOPIA master	GND	FCC2: TX_EN MII	TDM_B2: L1RSYNC	GND
PB28	FCC2: $\overline{\text{RTS}}$	FCC2: RX_ER MII	GND	SCC1: TXD	TDM_B2: L1TSYNC/GRANT	GND
PB27	FCC2: TxD[0] ¹ UTOPIA 8	FCC2: COL MII	GND		TDM_C2: L1TXD Inout	GND
PB26	FCC2: TxD[1] ¹ UTOPIA 8	FCC2: CRS MII	GND		TDM_C2: L1RXD Inout	GND
PB25	FCC2: TxD[4] ¹ UTOPIA 8 FCC2: TxD[3] MII/HDLC nibble			TDM_A1: L1TXD[3] Nibble	TDM_C2: L1TSYNC/GRANT	GND
PB24	FCC2: TxD[5] ¹ UTOPIA 8 FCC2: TxD[2] MII/HDLC nibble	TDM_A1: L1RXD[3] Nibble	GND		TDM_C2: L1RSYNC	GND
PB23	FCC2: TxD[6] ¹ UTOPIA FCC2: TxD[1] MII/HDLC nibble	TDM_A1: L1RXD[2] Nibble	GND		TDM_D2: L1TXD Inout	GND
PB22	FCC2: TxD[7] ¹ UTOPIA FCC2: TxD[0] MII/HDLC nibble FCC2: TxD HDLC/transp. serial	TDM_A1: L1RXD[1] Nibble	GND		TDM_D2: L1RXD Inout	GND
PB21		FCC2: RxD[7] UTOPIA 8 FCC2: RxD[0] MII/HDLC nibble FCC2: RxD HDLC/transp. serial	GND	TDM_A1: L1TXD[2] Nibble	TDM_D2: L1TSYNC/GRANT	GND
PB20		FCC2: RxD[6] UTOPIA 8 FCC2: RxD[1] MII/HDLC nibble	GND	TDM_A1-L1TXD[1] Nibble	TDM_D2: L1RSYNC	GND

Table 40-6. Port B Dedicated Pin Assignment (PPARB = 1) (continued)

Pin	Pin Function					
	PSORB = 0			PSORB = 1		
	PDIRB = 1 (Output)	PDIRB = 0 (Input)	Default Input	PDIRB = 1 (Output)	PDIRB = 0 (Input or Inout if Specified)	Default Input
PB19		FCC2: RxD[5] ¹ UTOPIA 8 FCC2: RxD[2] MII/HDLC nibble	GND	TDM_D2: L1RQ	TDM_A2: L1RXD[3] Nibble	GND
PB18		FCC2: RxD[4] UTOPIA 8 FCC2: RxD[3] MII/HDLC nibble	GND	TDM_D2: L1CLKO	TDM A2: L1RXD[2] Nibble	GND
PB17	TDM_A1: L1RQ	FCC3: RX_DV MII	GND		CLK17	GND
PB16	TDM_A1: L1CLKO	FCC3: RX_ER MII	GND		CLK18	GND
PB15	FCC3: TX_ER MII	SCC2: RXD (primary option)	by PD28		TDM_C1: L1TXD Inout (primary option)	by PD28
PB14	FCC3: TX_EN MII	SCC3: RXD (primary option)	by PD25		TDM_C1: L1RXD Inout (primary option)	by PD27
PB13	TDM_B1: L1RQ	FCC3: COL MII	GND	TDM_A2: L1TXD[1] Nibble	TDM_C1: L1TSYNC/GRANT (primary option)	by PD16
PB12	TDM_B1: L1CLKO	FCC3: CRS MII	GND	SCC2: TXD	TDM_C1: L1RSYNC (primary option)	by PD26
PB11	FCC2: TxD[0] ¹ UTOPIA 8	FCC3: RxD[3] MII/HDLC nibble	GND		TDM_D1: L1TXD Inout (primary option)	by PD25
PB10	FCC2: TxD[1] ¹ UTOPIA 8	FCC3: RxD[2] MII/HDLC nibble	GND		TDM_D1: L1RXD Inout (primary option)	by PD24
PB9	FCC2: TxD[2] ¹ UTOPIA 8	FCC3: RxD[1] MII/HDLC nibble	GND	TDM_A2: L1TXD[2] Nibble	TDM_D1: L1TSYNC/GRANT (primary option)	by PD4
PB8	FCC2: TxD[3] ¹ UTOPIA 8	FCC3: RxD[0] MII/HDLC nibble FCC3: RxD HDLC/transp. serial	GND	SCC3: TXD	TDM_D1: L1RSYNC (primary option)	by PD23
PB7	FCC3: TXD[0] MII/HDLC nibble FCC3: TXD HDLC/transp. serial	FCC2: RxD[3] ¹ UTOPIA 8 (primary option)	by PC10	TDM_A2: L1TXD[0] Output, nibble	TDM_A2: L1TXD Inout, serial (primary option)	by PD22

Table 40-6. Port B Dedicated Pin Assignment (PPARB = 1) (continued)

Pin	Pin Function					
	PSORB = 0			PSORB = 1		
	PDIRB = 1 (Output)	PDIRB = 0 (Input)	Default Input	PDIRB = 1 (Output)	PDIRB = 0 (Input or Inout if Specified)	Default Input
PB6	FCC3: TXD[1] MII/HDLC nibble	FCC2: RxD[2]¹ UTOPIA 8 (primary option)	by PC11		TDM_A2: L1RXD Inout, serial TDM_A2: L1RXD[0] Input, nibble (primary option)	by PD21
PB5	FCC3: TXD[2] MII/HDLC nibble	FCC2: RxD[1]¹ UTOPIA 8 (primary option)	by PD10		TDM_A2: L1TSYNC/GRANT (primary option)	by PC9
PB4	FCC3: TXD[3] MII/HDLC nibble	FCC2: RxD[0]¹ UTOPIA 8 (primary option)	by PD11	FCC3: RTSN	TDM_A2: L1RSYNC (primary option)	by PD20

¹ Not available on the MPC8250.

Table 40-7 shows the port C pin assignments.

Table 40-7. Port C Dedicated Pin Assignment (PPARC = 1)

PIN	Pin Function					
	PSORC = 0			PSORC = 1		
	PDIRC = 1 (Output)	PDIRC = 0 (Input)	Default Input	PDIRC = 1 (Output)	PDIRC = 0 (Input or Inout if Specified)	Default Input
PC31	BRG1: BRGO	CLK1	CLK5			
PC30	FCC2: TxD[3]¹ UTOPIA 8	CLK2	CLK6	Timer1: $\overline{\text{TOUT}}$		
PC29	BRG2: BRGO	CLK3/TIN2	CLK7		SCC1: $\overline{\text{CTS}}$² SCC1: CLSN² Ethernet (secondary option)	GND
PC28	Timer2: $\overline{\text{TOUT}}$	CLK4/TIN1	CLK8		SCC2: $\overline{\text{CTS}}$² SCC2: CLSN² Ethernet (secondary option)	GND
PC27	FCC3: TxD HDLC/transp. serial FCC3: TxD[0] MII/HDLC nibble	CLK5	GND	BRG3: BRGO		
PC26	Timer3: $\overline{\text{TOUT}}$	CLK6	GND		TMCLK real-time counter	BRGO 1

Table 40-7. Port C Dedicated Pin Assignment (PPARC = 1) (continued)

PIN	Pin Function					
	PSORC = 0			PSORC = 1		
	PDIRC = 1 (Output)	PDIRC = 0 (Input)	Default Input	PDIRC = 1 (Output)	PDIRC = 0 (Input or Inout if Specified)	Default Input
PC25	FCC2: TxD[2]¹ UTOPIA 8	CLK7	GND	BRG4: BRGO		
PC24	FCC2: TxD[3]¹ UTOPIA 8	CLK8	GND	Timer4: $\overline{\text{TOUT}}$		
PC23	BRG5: BRGO	CLK9	CLK13	IDMA1: $\overline{\text{DACK}}$		
PC22	FCC1: TxPrt¹ UTOPIA (secondary option) ²	CLK10	CLK14		IDMA1: $\overline{\text{DONE}}$ Inout (primary option)	by PD5
PC21	BRG6: BRGO	CLK11	CLK15			
PC20		CLK12	CLK16		timer1/2: $\overline{\text{TGATE1}}$	GND
PC19	BRG7: BRGO	CLK13	GND		SPI: SPICLK³ Inout (secondary option)	
PC18		CLK14	GND		timer3/4: $\overline{\text{TGATE2}}$	GND
PC17	BRG8: BRGO	CLK15/TIN3	GND			
PC16		CLK16/TIN4	GND			
PC15	SMC2: SMTXD	SCC1: $\overline{\text{CTS}}$ SCC1: CLSN Ethernet (primary option)	by PC29	FCC1: TxAddr[0]¹ MPHY, master	FCC1: TxAddr[0]^{1,3} MPHY, slave FCC2: TxAddr[4] MPHY, slave	GND
PC14		SCC1: $\overline{\text{CD}}$ SCC1: RENA Ethernet	GND	FCC1: RxAddr[0]¹ MPHY, master	FCC1: RxAddr[0]^{1,3} MPHY, slave FCC2: RxAddr[4]¹ MPHY, slave	GND
PC13	TDM_D1: $\overline{\text{L1RQ}}$	SCC2: $\overline{\text{CTS}}$ SCC2: CLSN Ethernet (primary option)	by PC28	FCC1: TxAddr[1]¹ MPHY, master	FCC1: TxAddr[1]^{1,3} MPHY, slave FCC2: TxAddr[3]¹ MPHY, slave	GND
PC12	SI1: L1ST3	SCC2: $\overline{\text{CD}}$ SCC2: RENA Ethernet	GND	FCC1: RxAddr[1]¹ MPHY, master	FCC1: RxAddr[1]^{1,3} MPHY, slave FCC2: RxAddr[3]¹ MPHY, slave	GND
PC11	TDM_D1: L1CLKO	SCC3: $\overline{\text{CTS}}$ SCC3: CLSN Ethernet (primary option)	by PC8	TDM_A2: L1TXD[3] Nibble	FCC2: RxD[2]^{1,3} UTOPIA 8 (secondary option)	GND

Table 40-7. Port C Dedicated Pin Assignment (PPARC = 1) (continued)

PIN	Pin Function					
	PSORC = 0			PSORC = 1		
	PDIRC = 1 (Output)	PDIRC = 0 (Input)	Default Input	PDIRC = 1 (Output)	PDIRC = 0 (Input or Inout if Specified)	Default Input
PC10	FCC1: TxD[2]¹ UTOPIA 16	SCC3: \overline{CD} SCC3: RENA Ethernet	GND	SI1: L1ST4 strobe	FCC2: RxD[3]^{1,3} UTOPIA (secondary option)	GND
PC9	FCC1: TxD[1]¹ UTOPIA 16	SCC4: \overline{CTS} SCC4: CLSN Ethernet (primary option)	by PC3	SI2: L1ST1 strobe	TDM_A2: L1TSYNC/GRANT (secondary option)	GND
PC8	FCC1: TxD[0]¹ UTOPIA 16	SCC4: \overline{CD} SCC4: RENA Ethernet	GND	SI2: L1ST2 Strobe	SCC3: \overline{CTS} SCC3: CLSN² (secondary option)	GND
PC7	TDM_C1: $\overline{L1RQ}$	FCC1: \overline{CTS}	GND	FCC1: TxAddr[2]¹ MPHY master, multiplexed: polling	FCC1: TxAddr[2]^{1,3} MPHY, slave, multiplexed polling FCC1: TxClav^{1,3} MPHY, master, direct polling FCC2: TxAddr[2]¹ MPHY, slave, multiplexed polling	GND
PC6	TDM_C1: L1CLKO	FCC1: \overline{CD}	GND	FCC1: RxAddr[2]¹ MPHY, master, multiplexed polling	FCC1: RxAddr[2]^{1,3} MPHY, slave, multiplexed polling) FCC1: RxClav^{1,3} MPHY, master, direct polling FCC2: RxAddr[2]¹ MPHY, slave, multiplexed polling	GND
PC5	FCC2: TxClav¹ UTOPIA, slave	FCC2: TxClav¹ UTOPIA, master	GND	SI2: L1ST3 Strobe	FCC2: \overline{CTS}	GND
PC4	FCC2: RxEnb¹ UTOPIA, master	FCC2: RxEnb¹ UTOPIA, slave	GND	SI2: L1ST4 Strobe	FCC2: \overline{CD}	GND
PC3	FCC2: TxD[2]¹ UTOPIA 8	FCC3: \overline{CTS}	GND	IDMA2: \overline{DACK}	SCC4: \overline{CTS} SCC4: CLSN² (secondary option)	GND
PC2	FCC2: TxD[3]¹ UTOPIA 8	FCC3: \overline{CD}	GND		IDMA2: \overline{DONE} Inout	V _{DD}
PC1	BRG6: BRGO	IDMA2: DREQ	GND	TDM_A2: $\overline{L1RQ}$	SPI: \overline{SPISEL}² Inout (secondary option)	
PC0	BRG7: BRGO	IDMA1: DREQ	GND	TDM_A2: L1CLKO	SMC2: SMSYN (secondary option)	GND

¹ Not available on the MPC8250.

² .25µm (HiP4) devices only: available only when the primary option for this function is not used.

³ MPHY Address pins 3,4 (master mode) can come from FCC2, depending on CMXUAR programming. (See Section 16.4.1, “CMX UTOPIA Address Register (CMXUAR).”)

Table 40-8 shows the port D pin assignments.

Table 40-8. Port D Dedicated Pin Assignment (PPARD = 1)

Pin	Pin Function					
	PSORD = 0			PSORD = 1		
	PDIRD = 1 (Output)	PDIRD = 0 (Input)	Default Input	PDIRD = 1 (Output)	PDIRD = 0 (Input, or Inout if Specified)	Default Input
PD31		SCC1: RXD	GND			
PD30	FCC2: TxEnb¹ UTOPIA master	FCC2: TxEnb¹ UTOPIA slave	GND	SCC1: TXD		
PD29	SCC1: $\overline{\text{RTS}}$ SCC1: TENA Ethernet			FCC1: RxAddr[3]^{1,2} MPHY, master, multiplexed polling FCC2: RxAddr[4]¹ MPHY, master, multiplexed polling	FCC1: RxAddr[3]^{1,3} MPHY, slave, multiplexed polling FCC1: RxClav2^{1, 3} MPHY, master, direct polling FCC2: RxAddr[1]¹ MPHY, slave, multiplexed polling	GND
PD28	FCC1: TxD[7]¹ UTOPIA 16 bit	SCC2: RXD⁴ (secondary option)	GND		TDM_C1: L1TXD⁴ Inout (secondary option)	GND
PD27	SCC2: TXD	FCC1: RxD[7]¹ UTOPIA 16	GND		TDM_C1: L1RXD⁴ Inout (secondary option)	GND
PD26	SCC2: $\overline{\text{RTS}}$ SCC2: TENA Ethernet	FCC1: RxD[6]¹ UTOPIA 16	GND		TDM_C1: L1RSYNC⁴ (secondary option)	GND
PD25	FCC1: TxD[6]¹ UTOPIA 16	SCC3: RXD⁴ (secondary option)	GND		TDM_D1: L1TXD⁴ Inout (secondary option)	GND
PD24	SCC3: TXD	FCC1: RxD[5]¹ UTOPIA 16	GND		TDM_D1: L1RXD⁴ Inout (secondary option)	GND
PD23	SCC3: $\overline{\text{RTS}}$ SCC3: TENA Ethernet	FCC1: RxD[4]¹ UTOPIA 16	GND		TDM_D1: L1RSYNC⁴ (secondary option)	GND
PD22	FCC1: TxD[5]¹ UTOPIA 16	SCC4: RXD	GND	TDM_A2: L1TXD[0]⁴ Output, nibble (secondary option)	TDM_A2: L1TXD⁴ Inout, serial (secondary option)	GND

Table 40-8. Port D Dedicated Pin Assignment (PPARD = 1) (continued)

Pin	Pin Function					
	PSORD = 0			PSORD = 1		
	PDIRD = 1 (Output)	PDIRD = 0 (Input)	Default Input	PDIRD = 1 (Output)	PDIRD = 0 (Input, or Inout if Specified)	Default Input
PD21	SCC4: TXD	FCC1: RxD[3] ¹ UTOPIA 16	GND		TDM_A2: L1RXD ⁴ Inout, serial TDM_A2: L1RXD[0] ⁴ Input, nibble (secondary option)	GND
PD20	SCC4: RTS SCC4: TENA Ethernet	FCC1: RxD[2] ¹ UTOPIA 16	GND		TDM_A2: L1RSYNC ⁴ (secondary option)	GND
PD19	FCC1: TxAddr[4] ^{1,2} MPHY, master, multiplexed polling FCC2: TxAddr[3] ¹ MPHY, master, multiplexed polling	FCC1: TxAddr[4] ^{1,3} MPHY, slave, multiplexed polling FCC1: TxClav3 ^{1,3} MPHY, master, direct polling FCC2: TxAddr[0] ¹ MPHY, slave, multiplexed polling	GND	BRG1: BRGO	SPI: SPISEL (primary option) ⁵	V _{DD}
PD18	FCC1: RxAddr[4] ^{1,2} MPHY, master, multiplexed polling FCC2: RxAddr[3] ¹ MPHY, master, multiplexed polling	FCC1: RxAddr[4] ^{1,3} MPHY, slave, multiplexed polling FCC1: RxClav3 ^{1,3} MPHY, master, direct polling FCC2: RxAddr[0] ¹ MPHY, slave, multiplexed polling	GND		SPI: SPICLK Inout (primary option) ⁵	GND
PD17	BRG2: BRGO	FCC1: RxPrty UTOPIA (primary option) ⁵	GND		SPI: SPIMOSI Inout	V _{DD}
PD16	FCC1: TxPrty ¹ UTOPIA (primary option) ⁵	TDM_C1: L1TSYNC/GRANT ⁴ (secondary option)	GND		SPI: SPIMISO Inout	SPIMOSI
PD15	TDM_C2: L1RQ	FCC1: RxD[1] ¹ UTOPIA 16	GND		I2C: I2CSDA Inout	V _{DD}
PD14	TDM_C2: L1CLKO	FCC1: RxD[0] ¹ UTOPIA 16	GND		I2C: I2CSCL Inout	GND
PD13	SI1: L1ST1				TDM_B1: L1TXD Inout	GND
PD12	SI1: L1ST2				TDM_B1: L1RXD Inout	GND

Table 40-8. Port D Dedicated Pin Assignment (PPARD = 1) (continued)

Pin	Pin Function					
	PSORD = 0			PSORD = 1		
	PDIRD = 1 (Output)	PDIRD = 0 (Input)	Default Input	PDIRD = 1 (Output)	PDIRD = 0 (Input, or Inout if Specified)	Default Input
PD11	TDMB2: $\overline{\text{L1TRQ}}$	FCC2: RxD[0]^{1,4} UTOPIA 8 (secondary option)	GND		TDM_B1: L1TSYNC/GRANT	GND
PD10	TDMB2: L1CLKO	FCC2: RxD[1]^{1,4} UTOPIA 8 (secondary option)	GND	BRG4: BRGO	TDM_B1: L1RSYNC	GND
PD9	SMC1: SMTXD			BRG3: BRGO	FCC2: RxPrty¹ UTOPIA	GND
PD8	FCC2: TxPrty¹ UTOPIA	SMC1: SMRXD	GND	BRG5: BRGO		
PD7		SMC1: SMSYN	GND	FCC1: TxAddr[3]^{1,2} MPHY, master, multiplexed polling FCC2: TxAddr[4]¹ MPHY, master, multiplexed polling	FCC1: TxAddr[3]^{1,3} MPHY, slave, multiplexed polling FCC1: TxClav^{2,3} MPHY, master, direct polling FCC2: TxAddr[1]¹ MPHY, slave, multiplexed polling	GND
PD6	FCC1: TxD[4]¹ UTOPIA 16			IDMA1: $\overline{\text{DACK}}$		
PD5	FCC1: TxD[3]¹ UTOPIA 16				IDMA1: $\overline{\text{DONE}}$⁴ Inout (secondary option)	V _{DD}
PD4	BRG8: BRGO	TDM_D1: L1TSYNC/GRANT⁴ (secondary option)	GND	FCC3: $\overline{\text{RTS}}$	SMC2: SMRXD⁴ (secondary option)	GND

¹ Not available on the MPC8250.

² MPHY address pins 3 and 4 (master mode) can come from FCC2, depending on CMXUAR programming. (See Section 16.4.1, "CMX UTOPIA Address Register (CMXUAR).")

³ MPHY address pins 0–4 (slave mode) can come from FCC2, depending on CMXUAR programming. (See Section 16.4.1, "CMX UTOPIA Address Register (CMXUAR).")

⁴ Available only when the primary option for this function is not used.

⁵ .25 μ m (HiP4) devices only: primary option.

40.6 Interrupts from Port C

The port C lines associated with $\overline{\text{CD}}_x$ and $\overline{\text{CTS}}_x$ have a mode of operation where the pin can be internally connected to the SCC/FCC but can also generate interrupts. Port C still detects changes on the $\overline{\text{CTS}}$ and $\overline{\text{CD}}$ pins and asserts the corresponding interrupt request, but the SCC/FCC simultaneously uses $\overline{\text{CTS}}$

and/or \overline{CD} to automatically control operation. This lets the user fully implement protocols V.24, X.21, and X.21 bis (with the assistance of other general-purpose I/O lines).

To configure a port C pin as a \overline{CTS} or \overline{CD} pin that connects to the SCC/FCC and generates interrupts, these steps should be followed:

1. Write the corresponding PPARC bit with a 1 and PSORC bit with 0.
2. Write the corresponding PDIRC bit with a zero.
3. Set the SIEXR bit (in the interrupt controller) to determine which edges cause interrupts.
4. Write the corresponding SIMR (mask register) bit with a 1 to allow interrupts to be generated to the core.
5. The pin value can be read at any time using PDATC.

NOTE

After connecting \overline{CTS} or \overline{CD} to the SCC/FCC, the user must also choose the normal operation mode in GSMR[DIAG] to enable and disable SCC/FCC transmission and reception with these pins.

The IDMA-DREQ signals on port C can assert an external request to the CP instead of asserting an interrupt to the core. Each line can be programmed to assert an interrupt request upon a high-to-low change or any change as configured in SIEXR.

NOTE

Do not program the IDMA_x-DREQ pins to assert external requests to the IDMA, unless the IDMA is used. Otherwise, erratic operation occurs.

Appendix A

Register Quick Reference Guide

This section provides a brief guide to the core registers.

A.1 PowerPC Registers—User Registers

The implements the user-level registers defined by the PowerPC architecture except those required for supporting floating-point operations (the floating-point register file (FPRs) and the floating-point status and control register (FPSCR)). User-level PowerPC registers are listed in [Table A-1](#) and [Table A-2](#). [Table A-2](#) lists user-level special-purpose registers (SPRs).

Table A-1. User-Level PowerPC Registers (non-SPRs)

Description	Name	Comments	Access Level	Serialize Access
General-purpose registers	GPRs	The thirty-two 32-bit (GPRs) are used for source and destination operands.	User	—
Condition register	CR	See the <i>Programming Environments Manual</i>	User	Only mtcrf

[Table A-2](#) lists SPRs defined by the PowerPC architecture implemented on the MPC8260.

Table A-2. User-Level PowerPC SPRs

SPR Number			Name	Comments	Serialize Access
Decimal	SPR [5–9]	SPR [0–4]			
1	00000	00001	XER	See the <i>Programming Environments Manual</i>	Write: Full sync Read: Sync relative to load/store operations
8	00000	01000	LR	See the <i>Programming Environments Manual</i>	No
9	00000	01001	CTR	See the <i>Programming Environments Manual</i>	No
268	01000	01100	TBL read ¹	See the <i>Programming Environments Manual</i>	Write (as a store)
269	01000	01101	TBU read ²		

¹ Extended opcode for mftb, 371 rather than 339.

² Any write (**mtspr**) to this address causes an implementation-dependent software emulation exception.

A.2 PowerPC Registers—Supervisor Registers

All supervisor-level registers implemented on the MPC8260 are SPRs, except for the machine state register (MSR), described in [Table A-3](#).

Table A-3. Supervisor-Level PowerPC Registers

Description	Name	Comments	Serialize Access
Machine state register	MSR	See the <i>Programming Environments Manual</i> and <i>MPC603e RISC Microprocessor User's Manual</i>	Write fetch sync

Table A-4 lists supervisor-level SPRs defined by the PowerPC architecture.

Table A-4. Supervisor-Level PowerPC SPRs

SPR Number			Name	Comments	Serialize Access
Decimal	SPR[5–9]	SPR[0–4]			
18	00000	10010	DSISR	See the <i>Programming Environments Manual</i>	Write: Full sync Read: Sync relative to load/store operations
19	00000	10011	DAR	See the <i>Programming Environments Manual</i>	Write: Full sync Read: Sync relative to load/store operations
22	00000	10110	DEC	See the <i>Programming Environments Manual</i>	Write
26	00000	11010	SRR0	See the <i>Programming Environments Manual</i>	Write
27	00000	11011	SRR1	See the <i>Programming Environments Manual</i>	Write
272	01000	10000	SPRG0	See the <i>Programming Environments Manual</i>	Write
273	01000	10001	SPRG1		
274	01000	10010	SPRG2		
275	01000	10011	SPRG3		
284	01000	11100	TBL write ¹	See the <i>Programming Environments Manual</i>	Write (as a store)
285	01000	11101	TBU write ¹		
287	01000	11111	PVR	Section 2.3.1.2.4, "Processor Version Register (PVR)."	No (read-only register)

¹ Any read (**mftb**) to this address causes an implementation-dependent software emulation exception.

A.3 MPC8260-Specific SPRs

Table A-2 and Table A-5 list SPRs specific to the MPC8260. Supervisor-level registers are described in Table A-5.

Table A-5. MPC8260-Specific Supervisor-Level SPRs

SPR Number			Name	Comments	Serialize Access
Decimal	SPR[5–9]	SPR[0–4]			
976	11110	10000	DMISS	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
977	11110	10001	DCMP	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
978	11110	10010	HASH1	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
979	11110	10011	HASH2	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
980	11110	10100	IMISS	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
981	11110	10101	ICMP	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
982	11110	10110	RPA	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
1008	11111	10000	HID0	Section 2.3.1.2.1, "Hardware Implementation-Dependent Register 0 (HID0)."	
1009	11111	10001	HID1	Section 2.3.1.2.2, "Hardware Implementation-Dependent Register 1 (HID1)."	
1010	11111	10010	IABR	See the <i>MPC603e RISC Microprocessor User's Manual</i>	
1011	11111	10011	HID2	Section 2.3.1.2.3, "Hardware Implementation-Dependent Register 2 (HID2)."	

Appendix B

Reference Manual (Rev 1) Errata

This appendix lists errata to revision 1 of the *MPC8260 PowerQUICC II™ User's Manual*. It is intended solely as a quick reference for users who are familiar with revision 1. These errata have been incorporated into the current manual. Therefore, the following information is redundant.

This appendix contains the last published version of the errata document (rev 2.1, 04/2004).

NOTE

All numbering corresponds to revision 1 of the *MPC8260 PowerQUICC II™ User's Manual*. This includes section and page numbers of each erratum (provided on the left-hand margin) as well as table and figure numbers.

B.1 Document Errata

The following list includes the document errata:

Section/Page

Changes

4.3.1.1, 4-19 In Table 4-4, the reserved field should be bits 8–13 (as shown in Figure 4-10) and not 8–14. Bit 14 is GSIU (group SIU).

4.3.1.3, 4-21 In Table 4-6, descriptions for bits 3–31 should appear as follows:

3–11	XC2P–XC4P	Same as XC1P, but for XCC2–XCC4
12–15	—	Reserved, should be cleared.
16–27	XC5P–XC8P	Same as XC1P, but for XCC5–XCC8
28–31	—	Reserved, should be cleared.

4.3.1.3, 4-22 In Table 4-7, descriptions for bits 3–31 should appear as follows:

3–11	YC2P–YC8P	Same as YC1P, but for YCC2–YCC8
12–15	—	Reserved, should be cleared.
16–27	YC5P–YC8P	Same as YC1P, but for YCC5–YCC8
28–31	—	Reserved, should be cleared.

4.3.2.1, 4-28 In Figure 4-21, the note on reset (“Depends on reset configuration sequence...”) should only apply to bits 0 and 27 [EBM, ISPS]. All other BCR bits are cleared at reset.

4.3.2.1, 4-28 The bit definitions should be reversed for BCR[DAM] in Table 4-9. They should appear as follows:

10	DAM	Delay all masters. Applies to all the masters on the bus (CPU, EXT, CPM). This bit is similar to BCR[EXDD] but with opposite polarity.
		0 The memory controller asserts CS on the cycle following the assertion of \overline{TS} when accessing an address space controlled by the memory controller.
		1 The memory controller inserts one wait state between the assertion of \overline{TS} and the assertion of CS when accessing an address space controlled by the memory controller.

4.3.2.2, 4-31 In Table 4-10, the description of PRKM = 0010 contains an incorrect cross-reference. It should state, “See Section 29.7.1, “FCC Function Code Registers (FCRx).”

4.3.2.8, 4-38 In Table 4-14 the reserved field should be bits 26–28 (as shown in Figure 4-30), not 26–29. Bit 29 is SWE (software watchdog enable).

5.3, 5-6 In Table 5-4, add the following to the description of CSRE:

Note: When the core is disabled, CSRE must be cleared.

5.4.1, 5-10 In Table 5-7, add the following to the description of CS10PC:

Note: During the reset configuration sequence, the BCTL1/CS10 pin toggles like POE of the 60x bus GPCM, regardless of the configuration of the reset configuration word. After the reset configuration sequence, the BCTL1/CS10 pin behaves according to the configuration of SIUMCR[CS10PC].

7.2.8.1.1, 7-17 Replace the description of TA input assertion with the following:

Timing Comments Assertion depends on whether or not the PCI controller can initiate 60x bus global transactions when the address retry mechanism is in use:

PCI controller is not used or cannot initiate global transactions—Assertion must occur at least one cycle following \overline{AACK} for the current transaction; otherwise, assertion may occur at any time during the assertion of \overline{DBB} . The system can withhold assertion of \overline{TA} to indicate that the PowerQUICC II should insert wait states to extend the duration of the data beat.

PCI controller can initiate global transactions—Assertion must occur at least one clock cycle following \overline{AACK} for the current transaction and at least one clock cycle after \overline{ARTRY} can be asserted.

7.2.8.1.2, 7-17 Replace the description of \overline{TA} output assertion with the following:

Timing Comments Assertion depends on whether or not the PCI controller can initiate 60x bus global transactions when the address retry mechanism is in use:

PCI controller is not used or cannot initiate global transactions—Assertion must occur at least one cycle following \overline{AACK} for the current transaction; occurs on the clock in which the current data transfer can be completed.

PCI controller can initiate global transactions—Assertion must occur at least one clock cycle following \overline{AACK} for the current transaction and at least one clock cycle after \overline{ARTRY} can be asserted.

8.4.4.1. 8-24

Replace the third sentence of the paragraph that follows Figure 8-7 with the following (changes appear in **boldface**):

If the assertion of \overline{ARTRY} is received up to or on the bus cycle **as** the first (or only) assertion of \overline{TA} for the data tenure, the PowerQUICC II ignores the first data beat.

8.4.4.1. 8-24

Replace the first sentence of the paragraph that begins, “Note that the system...” with the following:

Note that the system must ensure that \overline{ARTRY} is never asserted later than the cycle of the first or only assertion of \overline{TA} . (If the PCI controller can initiate global transactions, the system must ensure that \overline{ARTRY} is never asserted on the same cycle or later then the first or only assertion of \overline{TA} .)

9.11, 9-30

Replace the second paragraph with the following:

Both the PCI configuration and memory-mapped internal registers of the PCI bridge are intrinsically little endian and are described using classic bit-numbering; that is, the lowest memory address contains the least-significant byte of the register, and bit 0 is the least-significant bit of the register.

9.11.1.11, 9-42

The second sentence should read as follows (changes appear in **boldface**):

The IOU asserts an interrupt or machine check only if the mask bit for the error condition (refer to Table 9-14) is **set**.

9.11.1.14, 9-45

In Table 9-15, the descriptions of Transaction size, Error source, and Valid information should appear as follows (changes or additions appear in **boldface**):

21–20	Transaction size	This is the size of the transaction in doublewords (4 bytes) (the PCI bridge as master only) 00 4 doublewords 01 1 doubleword 10 2 doublewords 11 3 doublewords
19–16	Error source	The source of the PCI transaction. 0000 External master 0001 60x master 0101 DMA All others are reserved.
0	Valid info	When this bit is set, the PCI bus error capture registers (PCI_EACR, PCI_EDCR, and PCI_ECCR) contain valid information. Writing ‘0’ to this bit enables the capture of a new error in the PCI bus error capture registers (PCI_EACR, PCI_EDCR, and PCI_ECCR).

- 9.11.2.22, 9-62 In Figure 9-54, the reset value row has a misplaced set bit. It currently shows bit 4 as reset to 1 (0000_0000_0001_0000). It should show bit 5—CFG_LOCK—as reset to 1 (0000_0000_0010_0000).
- 10.8, 10-8 In Figure 10-5, the access of SCCR[PCI_MODE, PCI_MODCK] (bits 23 and 24) should be shown as read/write (R/W). Bits 25–28 (PCIDF) are the only read-only bits in SCCR.
- 10.8, 10-9 In Table 10-2, add the following to the description of CLPD:
Note: When the core is disabled, CLPD must be cleared.
- 10.10, 10-11 Replace 2.5 V references. Replace the second and fourth sentences of the paragraph with the following:
Internal logic can be fed by a lower voltage source; this considerably reduces power consumption....The VCCSYN value is equal to the internal supply. For more information, refer to Section 1.2, “Electrical and Thermal Characteristics,” in the hardware specifications document available at www.freescale.com.
- 11.3.1, 11-16 In Table 11-4, add the following to the description of BRx[V]:
Note: If BRx has been selected as the SDRAM controller and the valid bit has been set (BRx[31] = 1), the SDRAM controller must be invalidated by doing the following:
1. Disable the SDRAM refresh service by clearing PSDMR/LSDMR[RFEN].
2. Wait at least 100 60x-bus clock cycles.
3. Clear BRx[V].
- 11.3.3, 11-23 In Table 11-8, the description of PSDMR[RFEN] should state the following (changes appear in **boldface**):
Indicates that the **SDRAM** needs refresh services.
- 11.3.3, 11-24 In Table 11-8, add the following to the description of PSDMR[LDOROPRE]:
Note: A value of 0b00 (0 clock cycles) gives the longest time while a value of 0b10 (–2 clock cycles) gives the least.
- 11.6.4.2, 11-81 Add the following below “Note that on the local bus...”:
Also, note that for the UPM address multiplexing to work, if the UPM is on the 60x bus, PSDMR[PBI] needs to be zero. If the UPM is on the local bus, LSDMR[PBI] needs to be zero. This means that UPM address multiplexing does not work when the SDRAM controller is on the same bus and PBI is set to one.
- 14.3.5, 14-7 Table 14-2 incorrectly lists IDMA CPM priority levels. IDMA option 1 should appear immediately before the emergency priority (not after as shown) and IDMA option 2 should appear immediately after the emergency priority (not as priority

#24 as shown). IDMA option 3 is shown correctly as the last request in prioritization of CPM peripherals. The table should appear as follows:

Priority	Request
1-3	Unchanged
4	IDMA[1–4] emulation (default—option 1) ¹
5	Emergency (from FCCs, MCCs, and SCCs)
6	IDMA[1–4] emulation (option 2) ¹
7-33	Same relative priority
34	IDMA[1–4] emulation (option 3) ¹

¹ The priority of each IDMA channel is programmed independently. See the RCCR[DRxQP] description in Section 14.3.7, “RISC Controller Configuration Register (RCCR).”

14.3.7, 14-10

In Table 14-3, the description for RCCR[ERAM] pertaining to HiP4 devices (ERAM = 16–19), the starting offset for all of the additional 8 Kbytes of dual-port RAM should be 0x4000 (not 0x0000). Also, it should read “RAM microcode execution...”. The description should appear as follows (changes in **boldface**):

ERAM	.25- μ m (HiP4) devices: ERAM[16-19]. Enable RAM microcode. Configure as instructed in the download process of a Freescale-supplied RAM microcode package. 0000 Disable microcode program execution from the dual-port RAM. (That is, microcode execution starts at ROM address 0x0000 after reset.) In the following configurations, RAM microcode execution starts at address 0x0000 after reset: 0010 Microcode uses the first 2 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 0100 Microcode uses the first 4 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 0110 Microcode uses the first 6 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1000 Microcode uses the first 8 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1010 Microcode uses the first 10 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. 1100 Microcode uses the first 12 Kbytes of the dual-port RAM + 8 Kbytes starting from 0x4000. In the following configurations, microcode execution starts at RAM address 0x4000 after reset: 0011 Microcode uses 2 Kbytes starting from dual-port RAM address 0x4000. 0101 Microcode uses 4 Kbytes starting from dual-port RAM address 0x4000. 0111 Microcode uses 6 Kbytes starting from dual-port RAM address 0x4000. 1001 Microcode uses 8 Kbytes starting from dual-port RAM address 0x4000. Note: All other configurations not listed are reserved.
------	--

14.3.10, 14-12

Replace the current paragraph with the following.


Associated with each version of CPM microcode is a number (REV_NUM) that uniquely identifies that specific microcode. This number is hard-coded into the microcode which is stored in the CPM’s internal ROM. At power-up, the communication processor (CP) reads this number and proceeds to store it into the miscellaneous parameter RAM portion of the CPM's internal dual-port RAM (DPR). The user can then access this location in DPR to determine which version of CPM microcode is contained in that device. Table 14-5 describes which microcode version numbers are associated with each silicon revision.

Also, replace the description of REV_NUM in Table 14-15 with the following (changes or additions appear in **boldface**):

RAM Base + 0x8AF0	REV_NUM	Hword	Microcode revision number. If working with newer silicon than what is shown below, consult the product page on the web. For .29- μ m (HiP3) devices: Rev A.1—0x0001 Rev B.2—0x003B Rev C.2—0x007B For .25- μ m (HiP4) devices: Rev A.0—0x000D Rev B.1—0x002D Rev C.0—0x002D

- 15.4.5, 15-15 In the first and third items under the ‘Static routing’ bullet, it should state TDM rather than TSA.
- 15.5.2, 15-19 In Table 15-5, add the following to the definition of configuration 00 for RFSDx (SIxMR[6–7]) and TFSDx (SIxMR[14–15]):
If frame sync delay is not used and if a frame sync is issued early during the last bit of the previous frame, data corruption can occur on all subsequent frames. To avoid this problem, program a 1-, 2-, or 3-bit sync delay.
- 19.7.1, 19-15 Under ‘Note,’ replace “do one of the following” with “do the following.” Then replace the two bulleted items with the following:
First, initialize all registers, parameter RAM, and buffer descriptors ready (TxBD[R]=1) for an IDMA. Then, write an IDMA START command to CPCR and wait for CPCR[FLG] to be cleared. Then, wait an additional 50 CPM clocks. At this point, it is safe to program the parallel port registers for the IDMA.
- 19.7.1.1, 19-16 Add the following:
When an IDMA is in external request mode and its DREQ is set to level-sensitive mode, the IDMA requests service by the CPM whenever its DREQ signal is active. This is true regardless of whether or not an IDMA is in progress. Therefore, whenever the IDMA's DREQ is active, all CPM peripherals with a priority lower than the IDMA do not receive service. The IDMA priority can be configured via RCCR[DRxQP] and, because DREQ may be active for long periods, systems that configure DREQ to be level-sensitive must select priority option 3 for DRxQP to avoid starving other CPM peripherals (see Table 14-2 and Table 14-3). If more than one IDMA is given the same priority, the lower-numbered IDMA has priority over a higher numbered IDMA. For example, if both IDMA3 and IDMA4 are given priority option 3, then IDMA3 will have priority over IDMA4.
In addition to the issue described in the previous paragraph, there is another issue to consider when an IDMA is in external request mode and its DREQ is set to level-sensitive mode. When these are true and the external peripheral device is controlled by one of the memory controllers of PowerQUICC II, such as the UPM or GPCM controller, DREQ must be negated before t_{max} to prevent DREQ negation from triggering an extra IDMA transfer cycle. Refer to the following figure. Note that $T = 2 \times CPM_CLK$. In the example shown, $CPM_CLK = 133$ MHz, with an approximate clock cycle of 7.5 ns. Therefore, $T = 15$ ns and DREQ

must be negated no later than 15 ns after the first rising edge of the bus clock after \overline{CS} negation for the peripheral.



19.7.2, 19-17

Add the following note:

When DREQ is level-sensitive and \overline{DONE} is an input to the PowerQUICC II, the system design must ensure that \overline{DONE} is not asserted while DREQ is also asserted. In other words, the system must not request IDMA service and termination at the same time.

19.8.2, 19-19

In Table 19-4, the following parameters must be initialized by the user. Their names should appear in boldface, as do other user-initialized parameters elsewhere in the manual: **IBASE**, **DCM**, **IBDPTR**, **DPR_BUF**, **SS_MAX**, **STS**, **DTS**, **ISTATE**.

Change the description of ISTATE in Table 19-4 to, “Internal use. Must be cleared before every START_IDMA command.”

19.8.5, 19-25

Add the following note after the first paragraph:

The CPM always clears the valid (V) bit in an IDMA buffer descriptor before setting the bits in IDSR that may cause an interrupt to the core.

20.3.6, 20-22

In the previous version of this document it was incorrectly stated that, in the lower left corner of Figure 20-13, “DPLL Receiver Block Diagram,” the label “RENC π NRZI” should be replaced by “RENC = NRZI.” This is incorrect.

The correct change is as follows: it should state “**RENC \neq NRZI**” and not “RENC π NRZI.”

29.5, 29-8

Note that the previous version of this document incorrectly stated that TxBD[R] must be set twice. Instead, it is TOD that must be set twice, as stated below:

Replace the first paragraph with the following (changes or additions appear in **boldface**):

If no frame is being sent by the FCC, the CP periodically polls the R bit of the next TxBD to see if the user has requested a new frame/buffer to be sent. **Polling**

occurs every **256 serial transmit clocks**. The polling algorithm depends on the FCC configuration, as shown in the following equations:

Fast Ethernet: **256 clocks / 25 MHz = 10 μs**

10BaseT: **256 clocks / 2.5 MHz = 100 μs**

The user, however, can request that the CP begin processing the new frame/buffer without waiting the normal polling time. For immediate processing, after setting TxBD[R], set the transmit-on-demand (TOD) bit in the transmit-on-demand register (FTODR) **twice to activate. If TOD is set only once, the new frame/buffer will not be transmitted until the next periodic polling request.**

29.10.1.1, 29-16

In step 3 of the re-initialization procedure, the command issued from CPR must be a RESTART_TX, not INIT_TX_PARAMS.

30.2.2, 30-7

In the second paragraph, replace the sentence that begins, “The cell includes...,” with the following (changes appear in **boldface**):

The cell includes: 4 bytes ATM cell header, 1 byte HEC, which **can be checked by setting FPSMR[HECC] (refer to Table 30-47)**, and 48 bytes payload.

[Note that the description of HECC referred to above is also contained in this document as an errata for Section 30.13.2. The description is not shown in the manual]

30.10.1.3, 30-43

Add GBL at bit 2 in Figure 30-23 and Table 30-14 as shown in the following:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	0	0	GBL	0	0	0	ALB	CTB	REM	0	IMA_EN ¹	UEAD	CUAB	EVPT	0	ALM

¹ MPC8264 and MPC8266 only.

2	GBL	Global. Asserting GBL enables snooping of connection tables. GBL should not be asserted if any of the related DMAs will access the local bus.
---	-----	---

30.10.5.3, 30-74

In Table 30-34, the alignment column for AAL1 and ALL5 receive buffers should state “Burst-aligned (recommended).”

30.10.5.4, 30-76

In Table 30-35, the description for RXDBPTR at offset 0x04 should state the following (change appears in **boldface**):

Rx data buffer pointer. Points to the first location of the associated buffer; may reside in internal or external memory. **It is recommended that the pointer be burst-aligned.**

30.10.5.5, 30-77

In Table 30-35, the description for RXDBPTR at offset 0x04 should state the following (change appears in **boldface**):

Rx data buffer pointer. Points to the first location of the associated buffer; may reside in internal or external memory. **It is recommended that the pointer be burst-aligned.**

30.10.7, 30-84 In Table 30-41, change the description of UTOPIAE to the following:

0x00	UTOPIAE	Hword	Counts cells dropped as a result of UTOPIA/ATM protocol violations. Violations include the following: 1. Parity error 2. HEC error 3. Invalid timing of RxSOC. If RxClav is asserted for the selected PHY, RxSOC should be asserted the cycle immediately following the assertion of $\overline{\text{RXENB}}$. A violation occurs if RxSOC is not asserted at that time (that is, it is late or is missing).
------	---------	-------	--

30.12.1, 30-87 Add the following at the beginning of the section:

Cell transfer on an ATM device (with single or multiple PHYs) uses cell-level handshaking as defined in the UTOPIA standards. The FCC does not pause cell transmission by the PHY and does not stop receiving cells from the PHY.

30.12.1, 30-87 In Figure 30-57, “UTOPIA Master Mode Signals,” replace “TxCLAV[3-0]” with “TxCLAV[3-0]/TxClav” and “RxCLAV[3-0]” with “RxCLAV[3-0]/RxClav.”

30.12.1, 30-87 In Table 30-44, make the following additions:

Add “/TxClav” to “TXCLAV[3-0]”

Add “/RxClav” to “RXCLAV[3-0]”

Add a cross-reference to Section 30.10.7, “UNI Statistics Table,” at the end of RxPRTY’s description.

30.12.1.1, 30-88 The first bulleted item should read “Direct polling uses CLAV[3-0] with PHY selection using ADD[1-0]...”

30.12.1.1, 30-88 Replace the first sentence of the second bulleted item with the following:

Single CLAV polling uses Clav and ADD[4-0].

30.12.2, 30-89 Add a cross-reference to Section 30.10.7, “UNI Statistics Table,” to the end of RxPRTY’s description.

30.12.2, 30-89 Add the following to the beginning of the section:

In UTOPIA slave mode (single or multiple PHY), cells are transferred using cell-level and octet-level handshakes as defined by the UTOPIA L2 standard. The FCC allows cell transfer to be halted or paused. If the master negates $\overline{\text{TXENB}}$, the cell that the FCC is transmitting is halted. If the master negates $\overline{\text{RXENB}}$, the cell that the FCC is receiving is paused. Note the following restriction on halting a cell transfer: there cannot be a halt immediately before the transfer of the last data word. There is no restriction on pausing a cell transfer.

30.13.2, 30-91 In Figure 30-59, the address row should appear as follows:

0	3	4	7	8	9	10	11	15							
Addr	0x11304 (FPSMR1), 0x11324 (FPSMR2), 0x11344 (FPSMR3)														
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Addr	0x11306 (FPSMR1), 0x11326 (FPSMR2), 0x11346 (FPSMR3)														

30.13.2, 30-92 In Table 30-47, replace the description of TPRI, TUDC, RUDC, and UPLM with the following (changes appear in **boldface**):

18	TPRI	Transmitter priority. Used to adjust the default priority of the FCC transmitter. It is strongly recommended to set TPRI when in multi-PHY mode, or in single-PHY mode if the maximal bit rate (either internal or external rate) is higher than that of the other FCCs ; for other modes, it should remain cleared. 0 Default operation 1 Prevents elevation to emergency mode Refer to Table 14-2.
19	TUDC	Transmit user-defined cells 0 Regular 53-byte cells (Disable this mode for IMA support ¹) 1 User-defined cells
20	RUDC	Receive user-defined cells 0 Regular 53-byte cells (Disable this mode for IMA support ¹) 1 User-defined cells
27	UPLM	UTOPIA polling mode. 0 Single Clav polling. Polling is done using Add[4–0] and Clav. Selection is done using Add[4–0]. Up to 31 PHYs can be polled. 1 Direct polling. Polling is done using Clav[3–0]. Selection is done using Add[1–0] . Up to 4 PHYs can be polled.
30	HECC	Receive HEC check 0 Do not check Rx HEC 1 Check Rx HEC. HEC errors are reported in UTOPIAE counter (see Section 30.10.7, “UNI Statistics Table”). This option can be used only in UTIPIA 8-bit data bus size.

30.13.3. 30-94 In Table 30-48, replace the description of TIRU with the following:

5	TIRU	Transmit internal rate underrun. A cumulative lag of seven cells has formed between the programmable rate and the actual rate for a specific PHY. A transmit internal rate counter expired and a cell was not sent, either because of slow CPM performance or slow PHY performance. TIRU may be set only when using transmit internal rate mode; see Section 30.13.4, “FCC Transmit Internal Rate Registers (FTIRRx) (FCC1 and FCC2 Only).”
---	------	---

30.13.4, 30-94 Add the following note at the beginning of this section:

The source clock of the internal rate timers is the BRG clock, which is configured in CMXUAR (refer to Section 16.4.1, “CMX UTOPIA Address Register”). The frequency of this clock must be less than one half of the FCC Tx clock of the UTOPIA interface.

30.13.4, 30-94 Replace the first paragraph with the following (updated portion in **boldface**):

The first four PHY devices (address 00– 03) on FCC1 and FCC2 have their own transmit internal rate registers (FTIRRx_PHY0–FTIRRx_PHY3) for use in transmit internal rate mode. In this mode, the total transmission rate is determined by FCC internal rate timers. **As a master, the controller only polls the PHY’s Clav status at the rate determined by the internal rate. As a slave, the controller attempts to insert cells into the FIFO at the internal rate. The controller can handle a lag of up to seven cells per PHY between the programmable and actual bus rate. When the cell count mismatch reaches**

seven, TIRU event is reported, see Section 30.13.3, “ATM Event Register (FCCE)/Mask Register (FCCM)”. Note that a mismatch occurs if the PHY rate or the CPM performance are lower than the internal rate. FTIRRx, shown in Figure 30-61, includes the initial value of the internal rate timer. The source clock of the internal rate timers is supplied by one of four baud-rate generators selected in CMXUAR; see Section 16.4.1, “CMX UTOPIA Address Register (CMXUAR)”. Note that in slave mode, FTIRRx_PHY0 is used regardless of the slave PHY address.

30.13.4, 30-95, -96 Under “Example” replace the second sentence and the equation with the following (changes appear in **boldface**):

If the **CPM** clock is 133 MHz and the **BRG CLK** is 66 MHz, the BRG should be programmed to divide the **CPM** clock by **181** to generate cell transmit requests every 362 system clocks:

$$\frac{(66\text{MHz} \times (53 \times 8))}{155.52\text{Mbps}} = 181$$

33.3.2.1, 33-13 After the last paragraph of Section 33.3.2.1, add the following new section:

33.3.2.1.1 TRL Service Latency

NOTE

The functionality described in this section is available only with the latest RAM microcode package.

This optional feature allows the user to change the IMA APC behavior upon TRL request. When enabled the TRL request will pass a programmable number of cells to the Tx queue of the links in an IMA group. This can be used in order to suppress the TRL from consuming a large amount of bandwidth before another cell is transmitted. The TRL request normally places a cell in a queue for N links where the group contains N links; after this happens then a non_TRL link is free to pass a cell over the UTOPIA interface. The delay for the TRL can be long and in some cases the TC layer FIFO can underrun. This feature can be used to ensure that TRL and non-TRL requests are handled in the same manner—one cell in one cell out to the transmit queues. The non-TRL requests will also trigger APC iterations when this feature is enabled. When using this feature, the depth of the TRL transmit queue must equal the non-TRL queues.


33.4.3, 33-26,-27 Delete the last row in Table 33-3 and add the following rows at the bottom:

0x68	—	—	Reserved. Must be programmed to zero during initialization.
0x6C	ITPGRPO	Hword	Required for optional TRL Service Latency enhancement only. IMA Temp Group Order - Points to the base of a 2byte temp pointer storage per group. Software initialized before FCC is enabled. Microcode managed parameter.
0x6E–0x7F	—	—	Reserved. Must be programmed to zero during initialization.

33.4.1.1, 33-29 Add the following two rows to the bottom of Table 33-5:


0x0E	IASNCCTR	Byte	Required for optional TRL Service Latency enhancement only. IMA APC Scheduled Number of Cells Counter - Number of cells passed to the groups links upon request. Initialize to IASNC.
0x0F	IASNC	Byte	Required for optional TRL Service Latency enhancement only. IMA APC Scheduled Number of Cells - reset for IASNCtr. Number of cells passed to the groups links upon request. Recommended value is 1.

33.4.4.1.1, 33-29 Add ISIE to Figure 33-14 and Table 33-6, as shown in the following:



5	ISIE	Required for optional TRL Service Latency enhancement only. IMA Scheduler Split Iterations Enable 0 - APC is not split, TRL completes round robin distribution of cells. 1 - APC split, both TRL and non-TRL requests distribute cells to the transmit queues.
---	------	--

33.4.4.1.2, 33-30 Add GTE and TRQS to Figure 33-15 and Table 33-7, as shown in the following:




2	GTE	Go to end flag - TRL has requested 2 times before round robin distribution has completed or link will underrun and is still due a cell from round robin distribution. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.
3	TRQS	TRL Request - TRL has requested therefore 1 round robin distribution of cells and is yet to be completed. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.

33.4.4.2, 33-35 In Table 33-10 replace the descriptions of offsets 0x2C and 0x30 with the following:

0x2C	—	Word	Reserved. Must be initialized to zero at group startups.
0x30	LINK_DCBO	Word	Link DCB overflow interrupt indication. Bit array identifying which links have issued a link DCB overflow (DCBO) interrupt. This parameter ensures that only one DCBO interrupt is generated per event. Microcode managed parameter. Initialize to zero at group startup.

33.4.5.1.2, 33-40 Add LDC to Figure 33-22 and Table 33-17, as shown in the following:



5	LDC	Link Due Cell. Link is due cell from round robin distribution. Microcode managed parameter initialize to 0. Used for optional TRL Service Latency enhancement only.
---	-----	---

33.4.7.1, 33- 47 Add DSL to Offset + 0 in Figure 33-29 and Table 33-23, as shown in the following:

	0	1	2	3	5	6	7	8	9	10	11	12	13	14	15
OFFSET + 0	V	—	W	—	TQU	TQO	—	DSL	LS	DCBO	LDS	GDS	IFSD	IFSW	
OFFSET + 2	L/G	NUM													

9	DSL	DCB synchronization lost. This interrupt is issued when a link in a group with IGRSTATE[GDSS] = 11 loses synchronization, and the link enters HUNT state at the IFSM.
---	-----	---

33.4.10, 33-54 Add the following new section:

33.4.10 Changing IMA Version

A new CPCRC command has been added to the IMA microcode to change the IMA version on-the-fly without software intervention. Use the following procedure:

1. Before issuing the command, the user should initialize the COMM_INFO fields in the parameter RAM as described in [Figure Table 33-13.](#)
2. To issue this FCC command, refer to Section 20.4, “Command Set.” Use opcode 1101 (0xD).

	0	8	9	11	12	15
0x86	—			ITG	—	
0x88	Filler CRC					
0x8A	—				IV	

Table 33-13. COMM_INFO Field

Offset	Bits	Name	Description
0x86	0–8	—	Reserved, should be cleared.
	9–11	ITG	IMA transmit group. Program to the IMA group number [0–7] multiplied by 16 bytes. For example, if the IMA group number = 3, program ITG to 0x30.
	12–15	—	Reserved, should be cleared.
0x88	0–15	Filler CRC	Filler cell CRC. Set to 0xC602 (for IMA version 1.0) or 0xD902 (for IMA version 1.1)
0x8A	0–13	—	Reserved, should be cleared.
	14–15	IV	IMA version 00 Reserved 01 IMA version 1.0 10 Reserved 11 IMA version 1.1

3. Wait for the CPCRC[FLG] to be cleared by the CPM before issuing a new CP command. Refer to Section 20.4, “Command Set.”

and transmitted a byte at a time with lsb first:

first `r_stuv_ghij_klmn` last

39.4.3, 39-8 In Table 39-3, the description of DIV should read as follows (changes appear in **boldface**):

0–7	DIV	Division ratio 0–7. Specifies the divide ratio of the BRG divider in the I ² C clock generator. The output of the prescaler is divided by $2 * ([DIV0-DIV7] + 3 + (2 * I2MOD[FLT]))$ and the clock has a 50% duty cycle. DIV must be programmed to a minimum value of 3 if the digital filter is disabled (I2MOD[FLT] = 0) and 6 if it is enabled (I2MOD[FLT] = 1).
-----	-----	--

40-5, 40-10 In Table 40-5, add TDM_A1:LITXD to PA9 in the column for PSORA = 1 and PDIRA = 0, as shown below:

Pin	Pin Function					
	PSORA = 0			PSORA = 1		
	PDIRA = 1 (Output)	PDIRA = 0 (Input)	Default Input	PDIRA = 1 (Output)	PDIRA = 0 (Input, or In/out if Specified)	Default Input
PA9	SMC2: SMTXD			TDM_A1: L1TXD[0] Output, nibble	TDM_A1: L1TXD Inout, serial	GND

40-5, 40-16 In Table 40-7, the note attached to SPI: SPISEL at PC1 is incorrect. It should refer to note 2 (“available only when the primary option for this function is not used”) and not note 3.

Glossary of Terms and Abbreviations

The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book. Some of the terms and definitions included in the glossary are reprinted from *IEEE Std. 754-1985, IEEE Standard for Binary Floating-Point Arithmetic*, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc. with the permission of the IEEE.

Note that some terms are defined in the context of how they are used in this book.

A **Architecture.** A detailed specification of requirements for a processor or computer system. It does not specify details of how the processor or computer system must be implemented; instead it provides a template for a family of compatible *implementations*.

Asynchronous exception. *Exceptions* that are caused by events external to the processor's execution. In this document, the term 'asynchronous exception' is used interchangeably with the word *interrupt*.

Atomic access. A bus access that attempts to be part of a read-write operation to the same address uninterrupted by any other access to that address (the term refers to the fact that the transactions are indivisible). The PowerPC architecture implements atomic accesses through the **lwarx/stwax** instruction pair.

Autobaud. The process of determining a serial data rate by timing the width of a single bit.

B **Big-endian.** A byte-ordering method in memory where the address *n* of a word corresponds to the *most-significant byte*. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 being the most-significant byte. *See* Little-endian.

Blockage. A pipeline stall that occurs when an instruction occupies an execution unit and prevents a subsequent instruction from being dispatched.

Boundedly undefined. A characteristic of results of certain operations that are not rigidly prescribed by the PowerPC architecture. Boundedly- undefined results for a given operation may vary among implementations, and between execution attempts in the same implementation.

Although the architecture does not prescribe the exact behavior for when results are allowed to be boundedly undefined, the results of executing instructions in contexts where results are allowed to be boundedly undefined are constrained to ones that could have been achieved by executing an arbitrary sequence of defined instructions, in valid form, starting in the state the machine was in before attempting to execute the given instruction.

Breakpoint. A programmable event that forces the core to take a breakpoint exception.

Burst. A bus transfer whose data phase consists of a sequence of transfers. For example, on a 64-bit bus, a four-beat burst can transfer four, 64-bit double words.

Bus parking. A feature that optimizes the use of the bus by allowing a device to retain bus mastership without having to re-arbitrate.

C

Cache. High-speed memory component containing recently-accessed data and/or instructions (subset of main memory).

Cache coherency. An attribute in which an accurate and common view of memory is provided to all devices that share the a memory system. Caches are coherent if a processor performing a read from its cache is supplied with data corresponding to the most recent value written to memory or to another processor's cache.

Cache flush. An operation that removes from a cache any data from a specified address range. This operation ensures that any modified data within the specified address range is written back to main memory. This operation is generated typically by a Data Cache Block Flush (**dcbf**) instruction.

Caching-inhibited. A memory update policy in which the *cache* is bypassed and the load or store is performed to or from main memory.

Cast-outs. *Cache blocks* that must be written to memory when a cache miss causes a cache block to be replaced.

Changed bit. One of two *page history bits* found in each *page table entry* (PTE). The processor sets the changed bit if any store is performed into the *page*. *See also* Page access history bits and Referenced bit.

Clear. To cause a bit or bit field to register a value of zero. The opposite of *set*.

Context synchronization. An operation that ensures that all instructions in execution complete past the point where they can produce an *exception*, that all instructions in execution complete in the context in which they began execution, and that all subsequent instructions are *fetched* and executed in the new context. Context synchronization may result from executing specific instructions (such as **isync** or **rfi**) or when certain events occur (such as an exception).

Copy-back. An operation in which modified data in a *cache block* is copied back to memory.

Critical-data first. An aspect of *burst* accesses that allow the requested data (typically a word or double word) in a *cache block* to be transferred first.

D

Denormalized number. A nonzero floating-point number whose *exponent* has a reserved value, usually the format's minimum, and whose explicit or implicit leading significand bit is zero.

Direct-mapped cache. A cache in which each main memory address can appear in only one location within the cache, operates more quickly when the memory request is a cache hit.

Direct-store. Interface available on processors that implement the PowerPC architecture only to support direct-store devices from the POWER architecture. When the T bit of a *segment descriptor* is set, the descriptor defines the region of memory that is to be used as a direct-store segment. Note that this facility is being phased out of the architecture and will not likely be supported in future devices. Therefore, software should not depend on it and new software should not use it.

E

Effective address (EA). The 32- or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a *physical memory* address or an I/O address.

Exception. A condition encountered by the processor that requires special, supervisor-level processing.

Exception handler. A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition that caused the exception, or performs some other meaningful task (that may include aborting the program that caused the exception). The address for each exception handler is identified by an exception vector offset defined by the architecture and a prefix selected via the MSR.

Extended opcode. A secondary opcode field generally located in instruction bits 21–30, that further defines the instruction type. All PowerPC instructions are one word in length. The most significant 6 bits of the instruction are the *primary opcode*, identifying the type of instruction. *See also* Primary opcode.

Execution synchronization. A mechanism by which all instructions in execution are architecturally complete before beginning execution (appearing to begin execution) of the next instruction. Similar to context synchronization but doesn't force the contents of the instruction buffers to be deleted and refetched.

Exponent. In the binary representation of a floating-point number, the exponent is the component that normally signifies the integer power to which the value two is raised in determining the value of the represented number. *See also* Biased exponent.

-
- F** **Fetch.** Retrieving instructions from either the cache or main memory and placing them into the instruction queue.
- Fully-associative.** Addressing scheme where every cache location (every byte) can have any possible address.
-
- G** **General-purpose register (GPR).** Any of the 32 registers in the general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move data from GPRs to memory.
-
- H** **Harvard architecture.** An architectural model featuring separate caches for instruction and data.
-
- I** **IEEE 754.** A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point arithmetic.
- Illegal instructions.** A class of instructions that are not implemented for a particular processor that implement the PowerPC architecture. These include instructions not defined by the PowerPC architecture. In addition, for 32-bit implementations, instructions that are defined only for 64-bit implementations are considered to be illegal instructions. For 64-bit implementations instructions that are defined only for 32-bit implementations are considered to be illegal instructions.
- Implementation.** A particular processor that conforms to the PowerPC architecture, but may differ from other architecture-compliant implementations for example in design, feature set, and implementation of *optional* features. The PowerPC architecture has many different implementations.
- Implementation-dependent.** An aspect of a feature in a processor's design that is defined by a processor's design specifications rather than by the PowerPC architecture.
- Implementation-specific.** An aspect of a feature in a processor's design that is not required by the PowerPC architecture, but for which the PowerPC architecture may provide concessions to ensure that processors that implement the feature do so consistently.
- Imprecise exception.** A type of *synchronous exception* that is allowed not to adhere to the precise exception model (*see* Precise exception). The PowerPC architecture allows only floating-point exceptions to be handled imprecisely.
- Internal bus.** The bus connecting the core and system interface unit (SIU).
- Instruction latency.** The total number of clock cycles necessary to execute an instruction and make ready the results of that instruction.

Interrupt. An *asynchronous exception*. On PowerPC processors, interrupts are a special case of exceptions. *See also* asynchronous exception.

L

Latency. The time an operation requires. For example, execution latency is the number of processor clocks an instruction takes to execute. Memory latency is the number of bus clocks needed to perform a memory operation.

Least-significant bit (lsb). The bit of least value in an address, register, data element, or instruction encoding.

Least-significant byte (LSB). The byte of least value in an address, register, data element, or instruction encoding.

Little-endian. A byte-ordering method in memory where the address n of a word corresponds to the *least-significant byte*. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 being the *most-significant byte*. *See* Big-endian.

M

Master. The name given to a bus device that has been granted control, or mastership, of the bus.

Memory access ordering. The specific order in which the processor performs load and store memory accesses and the order in which those accesses complete.

Memory controller. A unit whose primary function is to control the external bus memories and I/O devices.

Memory coherency. An aspect of caching in which it is ensured that an accurate view of memory is provided to all devices that share system memory.

Memory consistency. Refers to agreement of levels of memory with respect to a single processor and system memory (for example, on-chip cache, secondary cache, and system memory).

Memory management unit (MMU). The functional unit that is capable of translating an *effective* (logical) *address* to a physical address, providing protection mechanisms, and defining caching methods.

Microarchitecture. The hardware details of a microprocessor's design. Such details are not defined by the PowerPC architecture.

Mnemonic. The abbreviated name of an instruction used for coding.

Modified state. When a cache block is in the modified state, it has been modified by the processor since it was copied from memory. *See* MESI.

Munging. A modification performed on an *effective address* that allows it to appear to the processor that individual aligned scalars are stored as *little-endian* values, when in fact it is stored in *big-endian* order, but at different byte addresses within double words. Note that munging affects only the effective address and not the byte order. Note also that this term is not used by the PowerPC architecture.

Most-significant bit (msb). The highest-order bit in an address, registers, data element, or instruction encoding.

Most-significant byte (MSB). The highest-order byte in an address, registers, data element, or instruction encoding.

N

No-op. No-operation. A single-cycle operation that does not affect registers or generate bus activity.

O

OEA (operating environment architecture). The level of the architecture that describes PowerPC memory management model, supervisor-level registers, synchronization requirements, and the exception model. It also defines the time-base feature from a supervisor-level perspective. Implementations that conform to the PowerPC OEA also conform to the PowerPC UISA and VEA.

Optional. A feature, such as an instruction, a register, or an exception, that is defined by the PowerPC architecture but not required to be implemented.

Out-of-order. An aspect of an operation that allows it to be performed ahead of one that may have preceded it in the sequential model, for example, speculative operations. An operation is said to be performed out-of-order if, at the time that it is performed, it is not known to be required by the sequential execution model. *See* In-order.

Out-of-order execution. A technique that allows instructions to be issued and completed in an order that differs from their sequence in the instruction stream.

Overflow. An error condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.

P

Pace control. Controls the rate of the data flow between a master and slave.

Page. A region in memory. The OEA defines a page as a 4-Kbyte area of memory, aligned on a 4-Kbyte boundary.

Page fault. A page fault is a condition that occurs when the processor attempts to access a memory location that does not reside within a *page* not currently resident in *physical memory*. On processors that implement the PowerPC architecture, a page fault exception condition occurs when a matching, valid *page table entry* (PTE[V] = 1) cannot be located.

Physical memory. The actual memory that can be accessed through the system's memory bus.

Pipelining. A technique that breaks operations, such as instruction processing or bus transactions, into smaller distinct stages or tenures (respectively) so that a subsequent operation can begin before the previous one has completed.

Precise exceptions. A category of exception for which the pipeline can be stopped so instructions that preceded the faulting instruction can complete, and subsequent instructions can be flushed and redispached after exception handling has completed. *See* Imprecise exceptions.

Primary opcode. The most-significant 6 bits (bits 0–5) of the instruction encoding that identifies the type of instruction. *See* Secondary opcode.

Protection boundary. A boundary between *protection domains*.

Protection domain. A protection domain is a segment, a virtual page, a BAT area, or a range of unmapped effective addresses. It is defined only when the appropriate relocate bit in the MSR (IR or DR) is 1.

Q

Quad word. A group of 16 contiguous locations starting at an address divisible by 16.

R

rA. The rA instruction field is used to specify a GPR to be used as a source or destination.

rB. The rB instruction field is used to specify a GPR to be used as a source.

rD. The rD instruction field is used to specify a GPR to be used as a destination.

rS. The rS instruction field is used to specify a GPR to be used as a source.

Real address mode. An MMU mode when no address translation is performed and the *effective address* specified is the same as the physical address. The processor's MMU is operating in real address mode if its ability to perform address translation has been disabled through the MSR registers IR and/or DR bits.

Record bit. Bit 31 (or the Rc bit) in the instruction encoding. When it is set, updates the condition register (CR) to reflect the result of the operation.

Register indirect addressing. A form of addressing that specifies one GPR that contains the address for the load or store.

Register indirect with immediate index addressing. A form of addressing that specifies an immediate value to be added to the contents of a specified GPR to form the target address for the load or store.

Register indirect with index addressing. A form of addressing that specifies that the contents of two GPRs be added together to yield the target address for the load or store.

Reservation. The processor establishes a reservation on a *cache block* of memory space when it executes an **lwarx** instruction to read a memory semaphore into a GPR.

Reserved field. In a register, a reserved field is one that is not assigned a function. A reserved field may be a single bit. The handling of reserved bits is *implementation-dependent*. Software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

RISC (reduced instruction set computing). An *architecture* characterized by fixed-length instructions with nonoverlapping functionality and by a separate set of load and store instructions that perform memory accesses.

S

Scalability. The capability of an architecture to generate *implementations* specific for a wide range of purposes, and in particular implementations of significantly greater performance and/or functionality than at present, while maintaining compatibility with current implementations.

Scan chain. The peripheral buffers of a device, linked in JTAG test mode, that are addressed in a shift-register fashion.

Set (v). To write a nonzero value to a bit or bit field; the opposite of *clear*. The term ‘set’ may also be used to generally describe the updating of a bit or bit field.

Set (n). A subdivision of a *cache*. Cacheable data can be stored in a given location in any one of the sets, typically corresponding to its lower-order address bits. Because several memory locations can map to the same location, cached data is typically placed in the set whose *cache block* corresponding to that address was used least recently. *See* Set-associative.

Set-associative. Aspect of cache organization in which the cache space is divided into sections, called *sets*. The cache controller associates a particular main memory address with the contents of a particular set, or region, within the cache.

Significand. The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right.

Slave. A device that responds to the master’s address. A slave receives data on a write cycle and gives data to the master on a read cycle.

Static branch prediction. Mechanism by which software (for example, compilers) can give a hint to the machine hardware about the direction a branch is likely to take.

Sticky bit. A bit that when *set* must be cleared explicitly.

Superscalar machine. A machine that can issue multiple instructions concurrently from a conventional linear instruction stream.

Supervisor mode. The privileged operation state of a processor. In supervisor mode, software, typically the operating system, can access all control registers and can access the supervisor memory space, among other privileged operations.

Synchronization. A process to ensure that operations occur strictly *in order*. See Context synchronization and Execution synchronization.

Synchronous exception. An *exception* that is generated by the execution of a particular instruction or instruction sequence. There are two types of synchronous exceptions, *precise* and *imprecise*.

System memory. The physical memory available to a processor.

T **Time-division multiplex (TDM).** A single serial channel used by several channels taking turns.

TLB (translation lookaside buffer) A cache that holds recently-used *page table entries*.

Throughput. The measure of the number of instructions that are processed per clock cycle.

U **UISA (user instruction set architecture).** The level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types, floating-point memory conventions and exception model as seen by user programs, and the memory and programming models.

User mode. The unprivileged operating state of a processor used typically by application software. In user mode, software can only access certain control registers and can access only user memory space. No privileged operations can be performed. Also referred to as problem state.

V **VEA (virtual environment architecture).** The level of the *architecture* that describes the memory model for an environment in which multiple devices can access memory, defines aspects of the cache model, defines cache control instructions, and defines the time-base facility from a user-level perspective. *Implementations* that conform to the PowerPC VEA also adhere to the UISA, but may not necessarily adhere to the OEA.

Virtual address. An intermediate address used in the translation of an *effective address* to a physical address.

Virtual memory. The address space created using the memory management facilities of the processor. Program access to virtual memory is possible only when it coincides with *physical memory*.

W **Watchpoint.** An event that is reported, but does not change the timing of the machine.

Word. A 32-bit data element. Note that on other processors a word may be a different size.

Write-back. A cache memory update policy in which processor write cycles are directly written only to the cache. External memory is updated only indirectly, for example, when a modified cache block is *cast out* to make room for newer data.

Write-through. A cache memory update policy in which all processor write cycles are written to both the cache and memory.

Index

Numerics

603e

features list, 2-3

60x bus

60x-compatible mode

60x-compatible bus mode, 8-3

address latch enable (ALE), 11-10

BUFCMD, 11-42

EAMUX signal, 11-42

MAR, 11-77

overview, 11-101

size calculation, 8-18

60x-to-local bus transaction priority, 11-7

address

arbitration, 8-7

$\overline{\text{ARTRY}}$, 8-22

operations, 8-7

pipelining, 8-8

timing configuration, 8-24

transfer attribute signals, 8-9

transfer termination, 8-22

bandwidth control on the IDMA channel, 19-11

bus protocol

address pipelining, 8-6

arbitration phase, 8-5

overview, 8-4

split-bus transactions, 8-6

configuration, 8-2

data

asserting $\overline{\text{TEA}}$, 8-29

data bus arbitration, 8-25

data bus transfers, 8-26

data streaming mode, 8-26

effect of $\overline{\text{ARTRY}}$ assertion, 8-27

normal termination, 8-26

operations, 8-25

port size data bus transfers and $\overline{\text{PSDVAL}}$ termination,
8-27

data transfers

alignment, 8-14

burst ordering, 8-13

port size, 8-16

extended transfer mode, 8-19

extended write cycle data bus contents, 8-20

little-endian mode, 8-32

LSDMR register, 11-23

lvarx/stwxc. support, 8-32

MEI protocol, 8-30

memory coherency, 8-30

no-pipeline mode, 8-24

one-level pipeline mode, 8-24

overview, 8-1

pipeline control, 8-24

port size device interfaces, 8-17

processor state signals, 8-31

PSDMR register, 11-20

single-MPC8260 bus mode, 8-2

$\overline{\text{TBST}}$ signal, 8-12

TC_n signals, 8-12

terminology, 8-1

TESCR_x registers, 11-33

$\overline{\text{TLBISYNC}}$ input, 8-32

TSIZ_n signals, 8-12

TT_n signals, 8-9

60x bus memory controller, *see* Memory controller

A

AAL1, 31-1

3-step-SN algorithm, 31-20

three states, 31-20

application considerations, 31-44

ATM controller buffers, 31-38

RxBD, 31-38

TxBds, 31-40

ATM-to-TDM adaptive slip control, 31-15

CES adaptive threshold tables, 31-16

buffer descriptors, 31-36

receive buffer operation, 31-37

transmit buffer operation, 31-36

cell format, 31-3

CES-specific additions to MCC, 31-44

connection tables, 31-25

protocol-specific RCT, 31-28

protocol-specific TCT, 31-34

RCT, 31-26

TCT, 31-31

data path, 31-3

exceptions, 31-41

interrupt queue entry, 31-41

external statistics tables, 31-44

features, 31-1

framing formats, 31-4

- internal statistics tables, 31-43
- interworking functions
 - automatic data forwarding, 31-6
 - ATM-to-TDM, 31-7
 - TDM-to-ATM, 31-7
 - channel associated signaling support, 31-10
 - clock synchronization, 31-9
 - mapping
 - ATM-to-TDM CAS support, 31-14
 - CAS mapping, 31-14
 - CAS routing table, 31-12
 - CAS updates, 31-15
 - TDM-to-ATM support, 31-13
 - VC signaling to CAS blocks, 31-11
 - mapping TDM time slots, 31-9
 - timing issues, 31-7, 31-8
 - trunk condition, 31-10
- memory structure, 31-22
 - parameter RAM, 31-22
- OCASSR, 31-35
- overview, 31-3
- pointer verification mechanism, 31-21
- receiver data flow, 31-6
- sequence number protection table, 31-42
- AAL2, 32-1
 - exceptions, 32-38
 - features, 32-3
 - introduction, 32-1
 - parameter RAM, 32-35
 - receiver, 32-20
 - AAL2 Rx data structures, 32-23
 - CID mapping tables and RxQDs, 32-27
 - CPS Rx queue descriptors, 32-27
 - CPS switch Rx queue descriptor, 32-29
 - receive connection tables, 32-24
 - SSSAR receive buffer descriptor, 32-33
 - SSSAR Rx queue descriptor, 32-31
 - SWITCH receive/transmit buffer descriptor (RxBD), 32-30
 - AAL2 switching, 32-22
 - figure, 32-23
 - CID mapping process, 32-22
 - mapping of PHY | VP | VC | CID, 32-21
 - overview, 32-20
 - sublayer structure, 32-2
 - switching example, 32-3
 - transmitter, 32-5
 - AAL2 Tx data structures, 32-8
 - CPS buffer structure, 32-15
 - CPS Tx queue descriptor, 32-13
 - SSSAR transmit buffer descriptor, 32-19
 - SSSAR Tx queue descriptor, 32-17
 - no-STF mode, 32-8
 - overview, 32-5
 - partial fill mode (PFM), 32-7
 - transmit priority mechanism, 32-5
 - fixed priority, 32-6
 - flow, 32-7
 - round robin priority, 32-6
 - flow, 32-6
 - user-defined cells in AAL2, 32-38
- Accessing dual-port RAM, 14-18
- Acronyms and abbreviated terms, list, I-1xxxiii, -2, II-2, III-2, IV-4
- AppleTalk mode
 - GSMR, 26-3
 - programming example, 26-3
 - PSMR, 26-4
 - TODR, 26-4
- ATM controller
 - AAL1 sequence number protection table, 30-80
 - AAL n RxBD, 30-6, 30-71
 - AAL n TxBD, 30-5, 30-76
 - ABR flow control, 30-8, 30-19
 - address compression, 30-15
 - ATM layer statistics, 30-33
 - ATM memory structure, 30-36
 - ATM pace control (APC) unit
 - ATM service types, 30-8
 - configuration, 30-96
 - data structures, 30-63
 - modes, 30-8
 - overview, 30-8
 - parameter tables, 30-64
 - priority table, 30-65
 - scheduling mechanism, 30-9
 - scheduling tables, 30-65
 - traffic type, 30-11
 - UBR+ traffic, 30-13
 - VBR traffic, 30-12
 - ATM TRANSMIT command, 30-93
 - ATM-to-ATM data forwarding, 30-36
 - ATM-to-TDM interworking, 30-33
 - buffer descriptors, 30-66
 - exceptions, 30-81
 - external rate mode, 30-6
 - FCCE, 30-90
 - FCCM, 30-90
 - features list, 30-1
 - FPSMR, 30-88
 - FTIRRx, 30-92, B-10
 - GFMR register, 30-88
 - global mode entry (GMODE), 30-40
 - internal rate mode, 30-6

- interrupt queues, 30-81
- maximum performance configuration, 30-95
- OAM performance monitoring, 30-29, 30-62
- OAM support, 30-27
- operations and maintenance (OAM) support, 30-27
- overview, 30-4
- parameter RAM, 30-36
- performance monitoring, 30-8
- performance, maximum (configuration), 30-95
- programming model, 30-87
- receive connection table (RCT)
 - AAL n protocol-specific RCTs, 30-45
 - ATM channel code, 30-41
 - overview, 30-41
 - raw cell queue, 30-18
 - RCT entry format, 30-43
- registers, 30-87
- RxBD, 30-71
- RxBD extension, 30-76
- SRTS generation using external logic, 30-94
- transmit connection table (TCT)
 - AAL n protocol-specific TCTs, 30-55
 - ATM channel code, 30-41
 - overview, 30-41
 - TCT entry format, 30-50
- transmit connection table extension (TCTE)
 - ABR protocol-specific, 30-59
 - ATM channel code, 30-41
 - overview, 30-41
 - UBR+ protocol-specific, 30-58
 - VBR protocol-specific, 30-57
- transmit rate modes, 30-6
- TxBD, 30-76
- TxBD extension, 30-80
- UDC extended address mode, 30-32
- UEAD_OFFSET determination, 30-39
- UNI statistics table, 30-81
- user-defined cells (UDC)
 - extended address mode, 30-32
 - overview, 30-32
 - RxBD extension (AAL5/AAL1), 30-76
 - TxBD extension (AAL5/AAL1), 30-80
- user-defined RxBD extension (AAL5/AAL1), 30-76
- user-defined TxBD extension (AAL5/AAL1), 30-80
- UTOPIA interface, 30-84
- VCI filtering, 30-39
- VCI/VPI address lookup, 30-13
- VC-level address compression tables (VCLT), 30-17
- VP-level address compression table (VPLT), 30-16

B

- Baud-rate generator (BRG)

- BRGCLK, 39-2
 - memory map, 3-16
- BCR (bus configuration register), 4-26
- BDLE (SCC BISYNC DLE) register, 23-8
- BISYNC mode
 - commands, 23-4
 - control character recognition, 23-5
 - error handling, 23-9
 - frame reception, 23-3
 - frame transmission, 23-2
 - overview, 23-1
 - parameter RAM, 23-3
 - programming example, 23-18
 - programming the controller, 23-17
 - receiving synchronization sequence, 23-9
 - RxBD, 23-12
 - sending synchronization sequence, 23-9
 - TxBD, 23-14
- Block diagrams
 - cascaded mode, 18-3
 - communications processor (CP), 14-6
 - communications processor module (CPM), 14-3
 - CPM multiplexing logic (CMX), 16-2
 - DPLL receiver, 20-21
 - dual-bus architecture, 11-2
 - dual-port RAM, 14-18
 - Fast Ethernet, 35-2
 - FCC overview, 29-3
 - I²C controller, 39-1
 - IEEE 1149.1 test access port, 13-2
 - parallel I/O ports, 40-5
 - PLL block diagram, 10-2
 - SCC block diagram, 20-2
 - serial interface, 15-2
 - serial peripheral interface (SPI), 38-1
 - system interface unit (SIU)
 - periodic interrupt timer, 4-5
 - SIU block diagram, 4-1
 - software watchdog timer, 4-7
 - system configuration/protection logic, 4-3
 - time counter (TMCNT), 4-5
 - system PLL, 10-2
 - timers, 18-1
- Branch processing unit overview, 2-5
- BRGCLK, 39-2
- BR n (base registers), 11-13
- BSYNC (BISYNC SYNC) register, 23-7
- BUFCMD (external address and command buffers), 11-42
- Buffer descriptors
 - ATM controller
 - receive, 30-67, 30-71
 - transmit, 30-66, 30-76

- BISYNC mode, 23-12
 - definition, 31-22
 - fast communications controllers (FCCs)
 - Fast Ethernet mode
 - receive, 35-22
 - transmit, 35-25
 - HDLC mode
 - receive, 36-9
 - transmit, 36-12
 - overview
 - receive, 29-10
 - transmit, 29-10
 - GCI mode
 - monitor channel, 27-32
 - HDLC mode, 22-8
 - I²C controller
 - receive, 39-12
 - transmit, 39-13
 - IDMA emulation
 - auto buffer, 19-16
 - IDMA buffers, 19-24
 - multi-channel controllers (MCCs)
 - receive, 28-43
 - transmit, 28-45
 - overview, 20-10, 31-36
 - serial management controllers (SMCs), 27-4
 - serial peripheral interface (SPI)
 - receive, 38-14
 - transmit, 38-15
 - transparent mode
 - serial communications controllers (SCCs), 24-8
 - serial management controllers (SMCs), 27-26
 - UART mode
 - serial communications controllers (SCCs), 21-14
 - serial management controllers (SMCs), 27-13
 - Buffers
 - BUFCMD, 11-42
 - Bus interface
 - hierarchical bus interface example, 11-101
 - BxTx (byte-select signals), 11-75
 - Byte stuffing, 23-1
 - Byte-select signals, 11-75
- C**
- Cascaded mode, 18-3
 - CHAMR (channel mode register), 28-8
 - CHAMR (channel mode register, transparent mode), 28-13, 28-15
 - Chip-select
 - assertion timing, 11-53
 - chip-select machine, 11-51
 - signals, 11-74
 - write enable deassertion timing, 11-54
 - Clocks
 - basic power structure, 10-11
 - clock divider, 10-5
 - clock unit, 10-1
 - external clock inputs, 10-1
 - general system clocks, 10-5
 - input clock interface, 10-1
 - internal clock signals, 10-5
 - main PLL, 10-2
 - memory map, 3-7
 - OSCM, 10-1
 - overview, 10-1
 - PLL block diagram, 10-2
 - PLL pins, 10-6
 - SCCR, 10-8
 - SCMR, 10-9
 - skew elimination, 10-3
 - clocks and reset keys memory map,, 3-4
 - CMXFCR (CMX FCC clock route register), 16-13
 - CMXSCR (CMX SCC clock route register), 16-16
 - CMXSI1CR (CMX SI1 clock route register), 16-12
 - CMXSI2CR (CMX SI2 clock route register), 16-12
 - CMXSMR (CMX SMC clock route register), 16-19
 - CMXUAR (CMX UTOPIA address register), 16-7
 - Commands
 - ATM TRANSMIT command, 30-93
 - fast communications controllers (FCCs)
 - Ethernet mode
 - receive commands, 35-12
 - transmit commands, 35-12
 - HDLC mode
 - receive commands, 36-6
 - transmit commands, 36-5
 - I²C controller, 39-11
 - IDMA emulation, 19-27
 - serial peripheral interface (SPI), 38-12
 - communication processor module
 - features, 34-7
 - Communications processor (CP)
 - block diagram, 14-6
 - execution from RAM, 14-8
 - features list, 14-4
 - memory map, 3-16
 - microcode execution from RAM, 14-8
 - microcode revision number, 14-12
 - peripheral interface, 14-7
 - RCCR, 14-8
 - REV_NUM, 14-12
 - RTSCR, 14-11
 - RTSR, 14-11
 - Communications processor module (CPM)

- ATM controller
 - AAL1 sequence number protection table, 30-80
 - AAL n RxBD, 30-6, 30-71
 - AAL n TxBD, 30-5, 30-76
 - ABR flow control, 30-8, 30-19
 - address compression, 30-15
 - ATM layer statistics, 30-33
 - ATM memory structure, 30-36
 - ATM pace control (APC) unit
 - ATM service types, 30-8
 - configuration, 30-96
 - data structure, 30-63
 - modes, 30-8
 - overview, 30-8
 - parameter tables, 30-64
 - priority table, 30-65
 - scheduling mechanism, 30-9
 - scheduling tables, 30-65
 - traffic type, 30-11
 - UBR+ traffic, 30-13
 - VBR traffic, 30-12
 - ATM TRANSMIT command, 30-93
 - ATM-to-ATM data forwarding, 30-36
 - ATM-to-TDM interworking, 30-33
 - buffer descriptors, 30-66
 - exceptions, 30-81
 - external rate mode, 30-6
 - FCCE, 30-90
 - FCCM, 30-90
 - features list, 30-1
 - FPSMR, 30-88
 - FTIRRx, 30-92, B-10
 - GFMR register, 30-88
 - global mode entry (GMODE), 30-40
 - internal rate mode, 30-6
 - interrupt queues, 30-81
 - maximum performance configuration, 30-95
 - OAM performance monitoring, 30-29, 30-62
 - OAM support, 30-27
 - operations and maintenance (OAM) support, 30-27
 - overview, 30-4
 - parameter RAM, 30-36
 - performance monitoring, 30-8
 - performance, maximum (configuration), 30-95
 - programming model, 30-87
 - receive connection table (RCT)
 - AAL n protocol-specific RCTs, 30-45–30-49
 - ATM channel code, 30-41
 - overview, 30-41
 - raw cell queue, 30-18
 - RCT entry format, 30-43
 - registers, 30-87
 - RxBD, 30-71
 - RxBD extension, 30-76
 - SRTS generation using external logic, 30-94
 - transmit connection table (TCT)
 - AAL n protocol-specific TCTs, 30-55–30-57
 - ATM channel code, 30-41
 - overview, 30-41
 - TCT entry format, 30-50
 - transmit connection table extension (TCTE)
 - ABR protocol-specific, 30-59
 - ATM channel code, 30-41
 - overview, 30-41
 - UBR+ protocol-specific, 30-58
 - VBR protocol-specific, 30-57
 - transmit rate modes, 30-6
 - TxBD, 30-76
 - TxBD extension, 30-80
 - UDC extended address mode, 30-32
 - UEAD_OFFSET determination, 30-39
 - UNI statistics table, 30-81
 - user-defined cells (UDC)
 - extended address mode, 30-32
 - overview, 30-32
 - RxBD extension (AAL5/AAL1), 30-76
 - TxBD extension (AAL5/AAL1), 30-80
 - user-defined RxBD extension (AAL5/AAL1), 30-76
 - user-defined TxBD extension (AAL5/AAL1), 30-80
 - UTOPIA interface, 30-84
 - VCI filtering, 30-39
 - VCI/VPI address lookup, 30-13
 - VC-level address compression tables (VCLT), 30-17
 - VP-level address compression table (VPLT), 30-16
- block diagram, 14-3
- command set
 - command descriptions, 14-16
 - command execution latency, 14-17
 - command register example, 14-17
- CPCR, 14-13
- opcodes, 14-15
- overview, 14-12
- communications processor (CP)
 - block diagram, 14-6
 - execution from RAM, 14-8
 - features list, 14-4
 - microcode execution from RAM, 14-8
 - microcode revision number, 14-12
 - peripheral interface, 14-7
- RCCR, 14-8
- REV_NUM, 14-12
- RTSCR, 14-11
- RTSR, 14-11
- CPM multiplexing logic (CMX)

- block diagram, 16-2
- overview, 16-1
- dual-port RAM
 - accessing dual-port RAM, 14-18
 - block diagram, 14-18
 - buffer descriptors, 14-20
 - memory map, 14-19
 - overview, 14-17
 - parameter RAM, 14-20
- fast communications controllers (FCCs)
 - Fast Ethernet mode
 - address recognition, 35-14
 - block diagram, 35-2
 - CAM interface, 35-7
 - collision handling, 35-17
 - connecting to the MPC8260, 35-4
 - error handling, 35-17
 - FCCE, 35-20
 - FCCM, 35-20
 - features list, 35-2
 - FPSMR, 35-18
 - frame reception, 35-6
 - frame transmission, 35-5
 - hash table algorithm, 35-16
 - hash table effectiveness, 35-16
 - interpacket gap time, 35-17
 - interrupt events, 35-22
 - loopback mode, 35-17
 - parameter RAM, 35-8
 - programming model, 35-11
 - registers, 35-18
 - RMON support, 35-13
 - RxBD, 35-22
 - TxBD, 35-25
 - HDLC mode
 - bit stuffing, 36-1
 - error control, 36-1
 - error handling, 36-6
 - FCCE, 36-14
 - FCCM, 36-14
 - FCCS, 36-16
 - features list, 36-1
 - FPSMR, 36-7
 - frame reception, 36-3
 - frame transmission, 36-2
 - overview, 36-1
 - parameter RAM, 36-3
 - programming model, 36-5
 - receive commands, 36-6
 - reception errors, 36-6
 - RxBD, 36-9
 - transmission errors, 36-6
 - transmit commands, 36-5
 - TxBD, 36-12
 - overview
 - block diagram, 29-3
 - disabling FCCs, 29-20
 - FCCE_x, 29-14
 - FCCM_x, 29-15
 - FCCS_x, 29-15
 - FCR_x, 29-13
 - FDSR_x, 29-8
 - FPSMR_x, 29-7
 - FTODR_x, 29-8
 - GFMR_x, 29-3
 - initialization, 29-15
 - interrupt handling, 29-16
 - interrupts, 29-14
 - overview, 29-1
 - parameter RAM, 29-11
 - RxBD, 29-9
 - saving power, 29-22
 - switching protocols, 29-22
 - timing control, 29-17
 - TxBD, 29-9
 - transparent mode
 - achieving synchronization, 37-2
 - external synchronization signals, 37-3
 - features list, 37-1
 - in-line synchronization pattern, 37-2
 - receive operation, 37-2
 - synchronization example, 37-3
 - transmit operation, 37-2
 - features list, 14-1
- I²C controller
 - block diagram, 39-1
 - BRGCLK, 39-2
 - clocking and pin functions, 39-2
 - commands, 39-11
 - features list, 39-2
 - loopback testing, 39-4
 - master read (slave write), 39-4
 - master write (slave read), 39-3
 - multi-master considerations, 39-5
 - parameter RAM, 39-9
 - programming model, 39-6
 - registers, 39-6
 - RxBD, 39-12
 - slave read (master write), 39-3
 - slave write (master read), 39-4
 - transfers, 39-2
 - TxBD, 39-13
- IDMA emulation
 - auto buffer, 19-16

- buffer chaining, 19-16
- buffers, 19-24
- bus exceptions, 19-28
- commands, 19-27
- controlling 60x bus bandwidth, 19-11
- DACK_x, 19-13
- DCM, 19-19
- DONE_x, 19-15
- DREQ_x, 19-13
- DTS/STS programming, 19-22
- dual-address transfers, 19-10
- edge-sensitive mode, 19-15
- exceptions, bus, 19-28
- external request mode, 19-8
- features list, 19-5
- IDMR, 19-24
- IDSR, 19-24
- level-sensitive mode, 19-14
- normal mode, 19-9
- operand transfers, recognizing, 19-29
- operation, 19-16
- overview, 19-5
- parallel I/O register programming, 19-29
- parameter RAM, 19-17
- priorities, 19-13
- programming examples, 19-30
- programming the parallel I/O registers, 19-29
- signals, 19-13
- single address transfers (fly-by), 19-10
- transfers, 19-6
- interrupt controller
 - memory map, 3-7
- multi-channel controllers (MCCs)
 - CHAMR
 - HDLC mode, 28-8
 - transparent mode, 28-13, 28-15
 - channel extra parameters, 28-28
 - commands, 28-34
 - data structure organization, 28-2
 - exceptions, 28-36
 - features list, 28-1
 - global parameters, 28-4, 28-15
 - HDLC parameters (channel-specific), 28-5
 - initialization, 28-47
 - INTMSK, 28-15
 - MCCE, 28-37
 - MCCF_x, 28-33
 - MCCM, 28-37
 - parameters for transparent operation, 28-11
 - RSTATE, 28-10
 - RxBD, 28-43
 - TSTATE, 28-7
 - TxBD, 28-45
- overview, CPM, 14-1
- parallel I/O ports
 - block diagram, 40-5
 - features, 40-1
 - overview, 40-1
 - PDAT_x, 40-2
 - PDIR_x, 40-3
 - pin assignments (port A–port D), 40-8–40-19
 - PODR_x, 40-1
 - port C interrupts, 40-19
 - port pin functions, 40-6
 - PPAR, 40-4
 - programming options, 40-8
 - PSOR_x, 40-4
 - registers, 40-1
- resetting registers and parameters for all channels, 14-13
- RISC timer tables
 - CP loading tracking, 14-27
 - features list, 14-22
 - initializing RISC timer tables, 14-25
 - interrupt handling, 14-26
 - overview, 14-22
 - parameter RAM, 14-22
 - RAM usage, 14-23
 - RTMR, 14-24
 - scan algorithm, 14-26
 - SET TIMER command, 14-25
 - table entries, 14-24
 - timer counts, comparing, 14-27
 - TM_CMD, 14-24
 - tracking CP loading, 14-27
- SDMA channels
 - bus arbitration, 19-2
 - bus transfers, 19-2
 - LDTEA, 19-4
 - LDTEM, 19-4
 - overview, 19-1
 - PDTEA, 19-4
 - PDTEM, 19-4
 - programming model, 19-3
 - registers, 19-3
 - SDMR, 19-4
 - SDSR, 19-3
- serial configuration, 14-3
- serial peripheral interface (SPI)
 - block diagram, 38-1
 - clocking and pin functions, 38-2
 - commands, 38-12
 - configuring the SPI, 38-3
 - features list, 38-1
 - interrupt handling, 38-18

- master mode, 38-3
 - maximum receive buffer length (MRBLR), 38-11
 - multi-master operation, 38-4
 - parameter RAM, 38-10
 - programming example
 - master, 38-16
 - slave, 38-17
 - programming model, 38-6
 - RxBD, 38-14
 - slave mode, 38-4
 - SPCOM, 38-10
 - SPIE, 38-9
 - SPIM, 38-9
 - SPMODE, 38-6
 - TxBD, 38-15
 - system interface unit (SIU)
 - 60x bus monitor function, 4-2
 - add flexibility to CPM interrupt priorities, 4-12
 - BCR, 4-26
 - block diagram, 4-1
 - bus monitor, 4-3
 - clocks, 4-3
 - configuration functions, 4-2
 - configuration/protection logic block diagram, 4-3
 - encoding the interrupt vector, 4-14
 - FCC relative priority, 4-12
 - flexibility of interrupt priorities, 4-12
 - highest priority interrupt, 4-13
 - IMMR, 4-36
 - interrupt controller features list, 4-7
 - interrupt priorities, add flexibility, 4-12
 - interrupt source priorities, 4-9
 - interrupt vector calculation, 4-14
 - interrupt vector encoding, 4-14
 - interrupt vector generation, 4-14
 - L_TESCR1, 4-42
 - L_TESCR2, 4-43
 - LCL_ACR, 4-31
 - LCL_ALRH, 4-32
 - LCL_ALRL, 4-32
 - local bus monitor function, 4-2
 - masking interrupt sources, 4-13
 - MCC relative priority, 4-12
 - periodic interrupt timer (PIT), 4-5
 - periodic interrupt timer (PIT) function, 4-2
 - pin multiplexing, 4-49
 - PISCR, 4-46
 - PITC, 4-46
 - PITR, 4-47
 - port C interrupts, 4-16
 - PPC_ACR, 4-29
 - PPC_ALRH, 4-30
 - PPC_ALRL, 4-31
 - programming model, 4-17
 - registers, 4-17
 - SCC relative priority, 4-12
 - SCPRR_H, 4-19
 - SCPRR_L, 4-20
 - SICR, 4-17
 - SIEXR, 4-25
 - signal multiplexing, 4-49
 - SIMR_H, 4-22
 - SIMR_L, 4-23
 - SIPNR_H, 4-21
 - SIPNR_L, 4-21
 - SIPRR, 4-18
 - SIUMCR, 4-33
 - SIVFC, 4-24
 - software watchdog timer, 4-6
 - SWR, 4-7
 - SWSR, 4-38
 - SYPCR, 4-37
 - system protection, 4-2
 - TESCR1, 4-38
 - TESCR2, 4-40
 - time counter (TMCNT)
 - function, 4-2
 - overview, 4-4
 - timers, 4-3
 - TMCNT, 4-44
 - TMCNTAL, 4-45
 - TMCNTSC, 4-44
 - timers
 - memory map, 3-8
 - Conventions
 - notational conventions, I-lxxxiii, II-1, III-2, IV-3
 - terminology, I-lxxxvi
 - CPCR (CP command register), 14-13
 - CPM multiplexing logic (CMX)
 - overview, 16-1
 - see also* Serial interface (SI)
 - CPM multiplexing, *see* CPM multiplexing logic (CMX)
 - CPM MUX memory map, 3-21
 - CPM MUX, *see* CPM multiplexing logic (CMX)
 - CxTx (chip-select signals), 11-74
- ## D
- DCM (IDMA channel mode), 19-19
 - Digital phase-locked loop (DPLL) operation, 20-21
 - DSR (data synchronization register)
 - overview, 20-9
 - UART mode, 21-10
 - Dual-port RAM
 - accessing dual-port RAM, 14-18

- block diagram, 14-18
- buffer descriptors, 14-20
- memory map, 14-19
- overview, 14-17
- parameter RAM, 14-20

E

- EAMUX (external address multiplexing) signal, 11-42
- EDO interface connection, MPC8260 to 60x bus, 11-92

Ethernet mode

- fast communications controller (FCC)
 - address recognition, 35-14
 - block diagram, 35-2
 - CAM interface, 35-7
 - collision handling, 35-17
 - connecting to the MPC8260, 35-4
 - error handling, 35-17
 - FCCE, 35-20
 - FCCM, 35-20
 - features list, 35-2
 - FPSMR, 35-18
 - frame reception, 35-6
 - frame transmission, 35-5
 - hash table algorithm, 35-16
 - hash table effectiveness, 35-16
 - interpacket gap time, 35-17
 - interrupt events, 35-22
 - loopback mode, 35-17
 - parameter RAM, 35-8
 - programming model, 35-11
 - registers, 35-18
 - RMON support, 35-13
 - RxBD, 35-22
 - TxBD, 35-25

Exceptions

- exception handling, 11-73
- overview, 2-21

Execution units, 2-6

EXTCLK,, 6-15

F

Fast communications controllers (FCCs)

Fast Ethernet mode

- address recognition, 35-14
- block diagram, 35-2
- CAM interface, 35-7
- collision handling, 35-17
- connecting to the MPC8260, 35-4
- error handling, 35-17
- FCCE, 35-20
- FCCM, 35-20

- features list, 35-2
- FPSMR, 35-18
- frame reception, 35-6
- frame transmission, 35-5
- hash table algorithm, 35-16
- hash table effectiveness, 35-16
- interpacket gap time, 35-17
- interrupt events, 35-22
- loopback mode, 35-17
- parameter RAM, 35-8
- programming model, 35-11
- registers, 35-18
- RMON support, 35-13
- RxBD, 35-22
- TxBD, 35-25

HDLC mode

- bit stuffing, 36-1
- error control, 36-1
- error handling, 36-6
- FCCE, 36-14
- FCCM, 36-14
- FCCS, 36-16
- features list, 36-1
- FPSMR, 36-7
- frame reception, 36-3
- frame transmission, 36-2
- overview, 36-1
- parameter RAM, 36-3
- programming model, 36-5
- receive commands, 36-6
- reception errors, 36-6
- RxBD, 36-9
- transmission errors, 36-6
- transmit commands, 36-5
- TxBD, 36-12

overview

- block diagram, 29-3
- disabling FCCs, 29-20
- FCCE_x, 29-14
- FCCM_x, 29-15
- FCCS_x, 29-15
- FCR_x, 29-13
- FDSR_x, 29-8
- FPSMR_x, 29-7
- FTODR_x, 29-8
- GFMR_x, 29-3
- initialization, 29-15
- interrupt handling, 29-16
- interrupts, 29-14
- overview, 29-1
- parameter RAM, 29-11
- RxBD, 29-9

- saving power, 29-22
 - switching protocols, 29-22
 - timing control, 29-17
 - TxBD, 29-9
 - switching protocols, 29-22
 - transparent mode
 - features list, 37-1
 - receive operation, 37-2
 - synchronization
 - achieving, 37-2
 - example, 37-3
 - external signals, 37-3
 - in-line pattern, 37-2
 - transmit operation, 37-2
 - FCCE register
 - ATM, 30-90
 - Ethernet, 35-20
 - FCC overview, 29-14
 - HDLC, 36-14
 - FCCM register
 - ATM, 30-90
 - Ethernet, 35-20
 - FCC overview, 29-15
 - HDLC, 36-14
 - FCCS (FCC status) register, 29-15, 36-16
 - FCRx (function code registers), 29-13
 - FDSRx (FCC data synchronization registers), 29-8
 - Features list
 - SIU interrupt controller, 4-7
 - Features lists
 - communications processor (CP), 14-4
 - communications processor module (CPM), 14-1
 - ATM controller, 30-1
 - parallel I/O ports, 40-1
 - CPM multiplexing, 16-2
 - Ethernet mode, 25-2
 - fast communications controllers (FCCs)
 - Fast Ethernet, 35-2
 - HDLC mode, 36-1
 - transparent mode, 37-1
 - HDLC bus controller, 22-18
 - I²C controller, 39-2
 - IDMA emulation, 19-5
 - implementation-specific, 1-1
 - memory controller
 - features list, 11-3
 - new features supported, 11-1
 - multi-channel controllers (MCCs), 28-1
 - processor core, 2-3
 - RISC timer tables, 14-22
 - serial communications controllers (SCCs)
 - AppleTalk mode, 26-2
 - BISYNC mode, 23-2
 - general list, 20-2
 - HDLC mode, 22-1
 - transparent mode, 24-1
 - UART mode, 21-2
 - serial interface, 15-3
 - serial management controllers (SMCs)
 - general list, 27-2
 - transparent mode, 27-20
 - UART mode, 27-11
 - UART mode, features not supported, 27-10
 - serial peripheral interface (SPI), 38-1
 - timers, 18-1
 - Floating-point unit
 - overview, 2-6
 - FPSMR register
 - Ethernet, 35-18
 - HDLC, 36-7
 - protocol-specific mode, 29-7
 - FTIRR_x (FCC transmit internal rate registers), 30-92, B-10
 - FTODRx (FCC transmit-on-demand registers), 29-8
- ## G
- GCI
 - activation and deactivation, 15-32
 - programming, 15-32
 - support, 15-30
 - General-purpose chip-select machine (GPCM)
 - common features, 11-5
 - differences between MPC8xx and MPC8260, 11-63
 - external access termination, 11-61
 - implementation differences with UPMs and SDRAM machine, 11-6
 - interface signals, 11-52
 - MPC8xx versus MPC8260, 11-63
 - overview, 11-51
 - SRAM configuration, 11-52
 - strobe signal behavior, 11-53
 - terminating external accesses, 11-61
 - timing configuration, 11-53
 - General-purpose signals, 11-76
 - GFMR (general FCC mode register), 29-3, 30-88
 - GMODE (global mode entry), 30-40
 - GPL_n (general-purpose signals), 11-76
 - GSMR (general SCC mode register)
 - AppleTalk mode, 26-3
 - HDLC bus protocol, programming, 22-22
 - overview, 20-3
- ## H
- HDLC mode

- accessing the bus, 22-18
 - bus controller, 22-16
 - collision detection, 22-16, 22-19
 - commands, 22-5
 - delayed RTS mode, 22-20
 - error handling, 22-5
 - fast communications controllers (FCCs)
 - bit stuffing, 36-1
 - error control, 36-1
 - error handling, 36-6
 - FCCE, 36-14
 - FCCM, 36-14
 - FCCS, 36-16
 - features list, 36-1
 - FPSMR, 36-7
 - frame reception, 36-3
 - frame transmission, 36-2
 - overview, 36-1
 - parameter RAM, 36-3
 - programming model, 36-5
 - receive commands, 36-6
 - reception errors, 36-6
 - RxBD, 36-9
 - transmission errors, 36-6
 - transmit commands, 36-5
 - TxBD, 36-12
 - features list, 22-1
 - GSMR, HDLC bus protocol programming, 22-22
 - multi-master bus configuration, 22-17
 - overview, 22-1
 - parameter RAM, 22-3
 - performance, increasing, 22-19
 - programming example, 22-14, 22-22
 - programming the controller, 22-4
 - PSMR, 22-7
 - RxBD, 22-8
 - single-master bus configuration, 22-18
 - TxBD, 22-11
 - using the TSA, 22-21
 - HID0 register
 - bit settings, 2-11
 - doze, nap, sleep, DPM bits, 2-12
- I**
- I2ADD (I²C address) register, 39-6
 - I2BRG (I²C baud rate generator) register, 39-7
 - I²C controller
 - block diagram, 39-1
 - BRGCLK, 39-2
 - clocking and pin functions, 39-2
 - commands, 39-11
 - features list, 39-2
 - loopback testing, 39-4
 - master read (slave write), 39-4
 - master write (slave read), 39-3
 - multi-master considerations, 39-5
 - parameter RAM, 39-9
 - programming model, 39-6
 - registers, 39-6
 - RxBD, 39-12
 - slave read (master write), 39-3
 - slave write (master read), 39-4
 - transfers, 39-2
 - TxBD, 39-13
 - I2C memory map,, 3-16
 - I2CER (I²C event register), 39-7
 - I2CMR (I²C mask register), 39-7
 - I2COM (I²C command) register, 39-8
 - I2MOD (I²C mode) register, 39-6
 - IDL interface programming,, 15-29
 - IDL interface support, 15-25
 - IDMA emulation
 - auto buffer, 19-16
 - buffer chaining, 19-16
 - buffers, 19-24
 - bus exceptions, 19-28
 - commands, 19-27
 - controlling 60x bus bandwidth, 19-11
 - DACK_x, 19-13
 - DCM, 19-19
 - DONE_x, 19-15
 - DREQ_x, 19-13
 - DTS/STS programming, 19-22
 - dual-address transfers, 19-10
 - edge-sensitive mode, 19-15
 - exception, bus, 19-28
 - external request mode, 19-8
 - features list, 19-5
 - IDMR, 19-24
 - IDSR, 19-24
 - level-sensitive mode, 19-14
 - normal mode, 19-9
 - operand transfers, recognizing, 19-29
 - operation, 19-16
 - overview, 19-5
 - parallel I/O register programming, 19-29
 - parameter RAM, 19-17
 - priorities, 19-13
 - programming examples, 19-30
 - programming the parallel I/O registers, 19-29
 - signals, 19-13
 - single address transfers (fly-by), 19-10
 - transfers, 19-6
 - IDMA parameter RAM,, 19-17

- IDMR (IDMA mask registers), 19-24
- IDSR (IDMA event (status) register), 19-24
- IEEE 1149.1 test access port
 - block diagram, 13-2
 - boundary scan register, 13-3
 - instruction decoding, 13-6
 - instruction register, 13-5
 - nonscan chain operation, 13-7
 - overview, 13-1
 - restrictions, 13-7
 - TAP controller, 13-2
- IMA, 33-1
 - FCC programming
 - registers, 33-26
 - features, 33-1
 - ATM features not supported, 33-4
 - impact on PowerQUICC II features, 33-4
 - PHY-layer devices supported, 33-3
 - PowerQUICC II versions supported, 33-3
 - references, 33-3
 - versions supported, 33-3
 - microcode architecture, 33-10
 - function partitioning, 33-10
 - plane management functions, 33-11
 - receive, 33-17
 - cell processing activation function, 33-22
 - cell processing task, 33-24
 - cell reception task, 33-17
 - IDCR-regulated cell processing, 33-23
 - on-demand cell processing, 33-22
 - summary, 33-21
 - transmit, 33-11
 - non-TRL operation, 33-13
 - transmit queue (ITC mode), 33-14
 - TRL operation, 33-12
 - user plan functions, 33-11
 - programming model, 33-24
 - APC programming, 33-56
 - ABR, 33-57
 - CBR, UBR, VBR, and UBR+, 33-57
 - data structure organization, 33-24
 - exceptions, 33-49
 - ICP cell reception exceptions, 33-51
 - interrupt queue entry, 33-50
 - FCC programming
 - IMA-specific parameters, 33-26
 - parameters, 33-26
 - GMODE, 33-26
 - RCELL_TMP_BASE, 33-26
 - TCELL_TMP_BASE, 33-26
 - group tables, 33-29
 - group receive control (IGRCNTL), 33-38
 - group receive state (IGRSTATE), 33-39
 - group receive table entry, 33-36
 - group transmit state (IGTSTATE), 33-31
 - ICP cell templates, 33-33
 - receive group frame size, 33-39
 - receive group order tables, 33-40
 - transmit group order table, 33-32
 - transmit table entry, 33-30
 - group transmit control (IGTCNTL), 33-31
 - IDCR timer programming, 33-52
 - FCC parameter shadow, 33-52
 - on-the-fly FCC parameter changes, 33-53
 - programming, 33-53
 - unavailable PowerQUICC II features, 33-52
 - IDCR counter algorithm, 33-55
 - IDCR events, 33-55
 - IDCR root parameters, 33-54
 - IDCR table entry, 33-54
 - IDCR_Init command, 33-54
 - master clock, 33-52
- IMA FCC programming, 33-26
- link tables, 33-41
 - link receive statistics table, 33-48
 - link receive table entry, 33-44
 - link receive control (ILRCNTL), 33-46
 - link receive state (ILRSTATE), 33-47
 - link transmit table entry, 33-41
 - ILTCNTL, 33-42
 - link transmit state (ILTSTATE), 33-43
 - transmit interrupt status (ITINTSTAT), 33-43
- root table, 33-27
 - control (IMACNTL), 33-29
- structures in external memory, 33-48
 - transmit queues, 33-48
 - delay compression buffers (DCB), 33-49
- protocol overview, 33-4
 - IMA cells, 33-7
 - control cells, 33-7
 - filler cells, 33-10
 - IMA frame overview, 33-5
 - introduction, 33-4
- root table data structures, 33-25
- software interface and requirements, 33-58
 - initialization procedure, 33-59
 - software model, 33-58
 - software procedures, 33-62
 - end-to-end channel signalling, 33-74
 - transmit, 33-74
 - group start-up, 33-63
 - as initiator (TX), 33-64
 - as responder (RX), 33-65
 - IDCR operation, 33-73

- IDCR mode group activation, 33-74
 - start-up, 33-73
- link addition, 33-65
 - Rx steps, 33-65
 - TX parameters, 33-66
- link receive deactivation procedure, 33-68
- link receive reactivation, 33-69
- link removal, 33-67
 - Rx steps, 33-67
 - TX parameters, 33-68
- receive event response, 33-70
- receive link start-up procedure, 33-62
- test pattern, 33-72
 - as initiator (NE), 33-72
 - as responder (FE), 33-72
- transmit event response, 33-70
- transmit ICP cell signalling, 33-62
- TRL on-the-fly change, 33-69
- software responsibilities, 33-59
 - failure alarms, 33-61
 - general operation, 33-60
 - group symmetry control, 33-61
 - ICP end-to-end channel transmission, 33-61
 - link addition and slow recovery (LASR), 33-61
 - performance parameter measurement and reporting, 33-62
 - receive group state machine control, 33-60
 - receive link state machine control, 33-60
 - SNMP MIBs, 33-62
 - system definition, 33-59
 - test pattern control, 33-62
 - transmit group state machine control, 33-61
 - transmit link state machine control, 33-60
- IMMR (internal memory map register), 4-36
- Input/output port memory map, 3-7
- Instruction field conventions, 1-lxxxvii
- Instruction timing overview, 2-27
- Instruction unit, 2-5
- Integer unit overview, 2-6
- Interrupts
 - ATM interrupt queues, 30-81
 - RISC timer tables
 - interrupt handling, 14-26
 - SCC interrupt handling, 20-16
- Inverse Multiplexing for ATM (IMA)
 - see IMA, 33-1

J

- JTAG implementation, 13-5

L

- L_TESCR1 (local bus transfer error status and control register 1), 4-42
- L_TESCR2 (local bus transfer error status and control register 2), 4-43
- L_TESCR_x (local bus error status and control registers), 11-33
- LCL_ACR (local bus arbiter configuration register), 4-31
- LCL_ALRH (local bus arbitration high-level register), 4-32
- LCL_ALRL (local bus arbitration low-level register), 4-32
- LDTEA (SDMA local bus transfer error address register), 19-4
- LDTEM (SDMA local bus transfer error MSNUM register), 19-4
- Loopback mode, 15-7
- LSDMR (local bus SDRAM mode register), 11-23
- LSRT (local bus-assigned SDRAM refresh timer) register, 11-31
- LURT (local bus-assigned UPM refresh timer) register, 11-30

M

- MCCE (MCC event) register, 28-37
- MCCF_x (MCC configuration registers), 28-33
- MCCM (MCC mask) register, 28-37
- MDR (memory data register), 11-28
- Memory controller
 - address checking, 11-7
 - address latch enable (ALE), 11-10
 - address space checking, 11-7
 - architecture overview, 11-4
 - atomic bus operation, 11-9
 - basic architecture, 11-4
 - basic operation, 11-7
 - boot chip-select operation, 11-62
 - controlling the timing of $\overline{GPL1}$, $\overline{GPL2}$, and \overline{CSx} , 11-69
 - \overline{CSx} timing example, 11-69
 - delayed read, 11-9
 - EDO interface connection, MPC8260 to 60x bus, 11-92
 - error checking and correction (ECC), 11-8
 - external master support, 11-101
 - external support, 11-10
 - features common to all machines, 11-5
 - features list, 11-3
 - general-purpose chip-select machine (GPCM)
 - access termination, external, 11-61
 - assertion timing, 11-53
 - common features, 11-5
 - differences between MPC8xx and MPC8260, 11-63
 - external access termination, 11-61
 - implementation differences with UPMs and SDRAM machine, 11-6

- interface signals, 11-52
- MPC8xx versus MPC8260, 11-63
- \overline{OE} timing, 11-58
- overview, 11-51
- programmable wait state configuration, 11-58
- PSDVAL, 11-58
- read access extended hold time, 11-59
- relaxed timing, 11-56
- SRAM configuration, 11-52
- strobe signal behavior, 11-53
- terminating external accesses, 11-61
- timing configuration, 11-53
- $\overline{write\ enable}$ deassertion timing, 11-54
- \overline{GPLn} timing example, 11-69
- implementation differences between machines, 11-6
- machine selection, 11-5
- MAR in 60x-compatible mode, 11-77
- new features supported, 11-1
- overview, 11-1
- page hit checking, 11-7
- parity byte select (PBSE), 11-10
- parity checking, 11-8
- parity generation, 11-8
- programming model, 11-12
- PSDVAL, 11-11, 11-58
- register descriptions, 11-12
- SDRAM machine (synchronous DRAM machine)
 - address multiplexing, 11-37
 - bank interleaving, 11-37
 - BSMA bit, 11-37
 - commands, JEDEC-standard, 11-35
 - common features, 11-5
 - configuration example, 11-48
 - implementation differences with UPMs and GPCM, 11-6
 - JEDEC-standard commands, 11-35
 - MODE-SET command timing, 11-47
 - overview, 11-33
 - page mode support, 11-36
 - parameters
 - activate-to-read/write interval, 11-39
 - column address to first data out, 11-40
 - last data in to precharge, 11-41
 - last data out to precharge, 11-41
 - overview, 11-38
 - precharge-to-activate interval, 11-39
 - refresh recovery interval (RFRC), 11-42
 - pipeline accesses, 11-36
 - power-on initialization, 11-35
 - read/write transactions supported, 11-46
 - refresh, 11-47
 - SDAM bit, 11-37
 - supported configurations, 11-35
- TEA generation, 11-8
- UPMs (user-programmable machines)
 - access times, handling devices, 11-101
 - address control bits, 11-77
 - address multiplexing, 11-77
 - clock timing, 11-67
 - common features, 11-5
 - data sample control, 11-77
 - data valid, 11-77
 - differences between MPC8xx and MPC8260, 11-80
 - DRAM configuration example, 11-79
 - EDO interface example, 11-92
 - exception requests, 11-67
 - hierarchical bus interface example, 11-101
 - implementation differences with SDRAM machine and GPCM, 11-6
 - loop control, 11-76
 - memory access requests, 11-66
 - memory system interface example, 11-81
 - MPC8xx versus MPC8260, 11-80
 - overview, 11-63
 - programming the UPM, 11-67
 - RAM array, 11-69
 - RAM word, 11-70
 - refresh timer requests, 11-66
 - register settings, 11-80
 - requests, 11-64
 - signal negation, 11-78
 - signals, 11-63
 - software requests, 11-67
 - UPWAIT signal, 11-78
 - wait mechanism, 11-78
- Memory management unit
 - overview, 2-7
- Memory management unit overview, 2-25
- memory map
 - BRGs,, 3-16
 - clocks and reset keys,, 3-4
 - PIP,, 3-12
- Memory maps
 - cross-reference guide, 3-1
 - quick reference guide, 3-1
 - serial communications controllers (SCCs)
 - HDLC mode, 22-3
 - serial management controllers (SMCs)
 - GCI mode, 27-31
 - transparent mode, 27-6
 - UART mode, 27-6
- Microcode revision number, 14-12
- Modes
 - 60x bus mode
 - 60x-compatible bus mode, 8-3

- address latch enable (ALE), 11-10
- data streaming mode, 8-26
- extended transfer mode, 8-19
- no-pipeline mode, 8-24
- one-level pipeline mode, 8-24
- single-MPC8260 bus mode, 8-2
- ATM controller
 - APC modes, 30-8
 - external rate mode, 30-6
 - internal rate mode, 30-6
 - transmit rate modes, 30-6
- BISYNC mode, 23-1
- cascaded mode, 18-3
- echo mode, 27-1
- HDLC mode, 22-1
- hunt mode, 21-9
- IDMA emulation
 - edge-sensitive mode, 19-15
 - external request mode, 19-8
 - level-sensitive mode, 19-14
 - normal mode, 19-9
- loopback mode, 27-1
- NMSI mode, synchronization, 24-3
- SCC AppleTalk mode, 26-1
- serial interface (SI)
 - echo mode, 15-7
- serial peripheral interface (SPI)
 - master mode, 38-3
- slow go, 18-2
- transparent mode
 - overview, 37-1
 - serial communications controllers (SCCs), 24-1
 - serial management controllers (SMCs), 27-20
- UART mode
 - serial communications controllers (SCCs), 21-1
 - serial management controllers (SMCs), 27-10
- MPTPR (memory refresh timer prescaler register), 11-32
- Multi-channel controllers (MCCs)
 - CHAMR
 - HDLC mode, 28-8
 - transparent mode, 28-13, 28-15
 - channel extra parameters, 28-28
 - commands, 28-34
 - data structure organization, 28-2
 - exceptions, 28-36
 - features list, 28-1
 - global parameters, 28-4, 28-15
 - HDLC parameters (channel-specific), 28-5
 - initialization, 28-47
 - INTMSK, 28-15
 - MCCE, 28-37
 - MCCFx, 28-33
 - MCCM, 28-37
 - parameters for transparent operation, 28-11
 - RSTATE, 28-10
 - RxBD, 28-43
 - TSTATE, 28-7
 - TxBD, 28-45
- MxMR (machine *x* mode registers), 11-26
- N**
- NMSI (non-multiplexed serial interface)
 - configuration, 16-4
 - SMC NMSI connection, receive and transmit, 27-2
 - synchronization in NMSI mode, transparent operation, 24-3
- O**
- Operations
 - atomic bus operation, 11-9
 - digital phase-locked loop (DPLL) operation, 20-21
 - SMC buffer descriptor, 27-4
 - transparent operation, NMSI synchronization, 24-3
- ORx (option registers), 11-15
- P**
- Parallel I/O ports
 - block diagram, 40-5
 - features, 40-1
 - overview, 40-1
 - PDAT x , 40-2
 - PDIR x , 40-3
 - pin assignments (port A–port D), 40-8–40-19
 - PODR x , 40-1
 - port C interrupts, 40-19
 - port pin functions, 40-6
 - PPAR, 40-4
 - programming options, 40-8
 - PSOR x , 40-4
 - registers, 40-1
- Parameter RAM
 - ATM controller, 30-36
 - fast communications controllers (FCCs)
 - Fast Ethernet mode, 35-8
 - HDLC mode, 36-3
 - overview, 29-11
 - HDLC mode, 22-3
 - I²C controller, 39-9
 - IDMA emulation, 19-17
 - serial communications controllers (SCCs)
 - base addresses, 20-14
 - BISYNC mode, 23-3

- overview, 20-13
- UART mode, 21-3
- serial management controllers (SMCs)
 - GCI mode, 27-31
 - overview, 27-5, 27-30
 - transparent mode, 27-6
 - UART mode, 27-6
- serial peripheral interface (SPI), 38-10
- Parity byte select (PBSE), 11-10
- PCI bridge, 9-1
 - 60x bus arbitration priority, 9-4
 - 60x bus masters, 9-4
 - address map, 9-21
 - address decode flow chart, 9-21, 9-22, 9-23
 - address translation, 9-24
 - PCI inbound, 9-25
 - PCI outbound, 9-26
 - example, 9-24
 - programming, 9-24
 - SIU registers, 9-26
 - arbitration example, 9-20
 - burst read example, 9-10
 - burst write example, 9-11
 - clocking, 9-3
 - compact PCI hot swap specification support, 9-4
 - CompactPCI Hot Swap specification support, 9-5
 - configuration registers, 9-27
 - memory-mapped configuration registers, 9-27
 - discard timer control register (PTCR), 9-32
 - error address capture register (PCI_EACR), 9-39
 - error control capture register (PCI_ECCR), 9-40
 - error control register (ECR), 9-38
 - error data capture register (PCI_EDCR), 9-40
 - error mask register (EMR), 9-37
 - error status register (ESR), 9-35
 - general purpose control register (GPCR), 9-33
 - inbound base address registers (PIBARx), 9-42
 - inbound comparison mask registers (PICMRx), 9-43
 - inbound translation address registers (PITARx), 9-42
 - message unit (I2O) registers, 9-30
 - PCI general control register (PCI_GCR), 9-35
 - PCI outbound base address registers (POBARx), 9-31
 - PCI outbound comparison mask registers (POCMRx), 9-31
 - PCI outbound translation address registers (POTARx), 9-30
 - PCI bridge, 9-45
 - BIST control register, 9-53
 - device ID register, 9-47
 - general purpose local access base address registers (GPLABARx), 9-54
 - Hot Swap control status register, 9-61
 - initializing the PCI configuration registers, 9-64
 - PCI bus arbiter configuration register, 9-59
 - PCI bus base class code register, 9-51
 - PCI bus cache line size register, 9-51
 - PCI bus capabilities pointer register, 9-56
 - PCI bus command register, 9-47
 - PCI bus function register, 9-58
 - PCI bus internal memory-mapped registers base address register (PIMMRBAR), 9-53
 - PCI bus interrupt line register, 9-56
 - PCI bus interrupt pin register, 9-57
 - PCI bus latency timer register, 9-52
 - PCI bus MAX LAT, 9-58
 - PCI bus MIN GNT, 9-57
 - PCI bus programming interface register, 9-50
 - PCI bus status register, 9-48
 - PCI configuration register access from core, 9-62
 - PCI configuration register access in Big-Endian mode, 9-62
 - additional information on Endianess, 9-63
 - notes on GPCR(LE_MODE), 9-63
 - PCI Hot Swap register block, 9-60
 - reader type register, 9-52
 - revision ID register, 9-49
 - subclass code register, 9-50
 - subsystem device ID register, 9-56
 - subsystem vendor ID register, 9-55
 - vendor ID register, 9-46
- DMA controller, 9-85
 - block diagram, 9-85
 - descriptors, 9-95
 - Big Endian mode, 9-96
 - Little Endian mode, 9-97
 - operation, 9-85
 - direct mode, 9-86
 - DMA chaining mode, 9-86
 - DMA coherency, 9-87
 - DMA registers, 9-88
 - byte count registers (DMABCRx), 9-93
 - current descriptor address registers (DMACDARx), 9-91
 - destination address registers (DMADARx), 9-92
 - mode registers (DMAMRx), 9-88
 - next descriptor address registers (DMANDARx), 9-94
 - source address registers (DMASARx), 9-92
 - status registers (DMASRx), 9-90
 - DMA transfer types, 9-87
 - halt and error conditions, 9-87
 - error handling, 9-97
 - interrupt and error signals, 9-97
 - embedded utilities, 9-100

- inbound door bell machine check, 9-100
- inbound post queue overflow, 9-100
- outbound free queue overflow, 9-100
- illegal register access error, 9-98
- PCI bus error signals, 9-97
 - error reporting, 9-98
 - parity error (PERR), 9-98
 - system error (SERR), 9-98
- PCI interface, 9-98
 - address parity error, 9-99
 - data parity error, 9-99
 - master-abort transaction termination, 9-99
 - nmi, 9-100
 - target-abort error, 9-100
- in PowerQUICC II, 9-2
- initialization, 9-3
- interface, 9-5
 - bus arbitration, 9-19
 - algorithm, 9-19
 - master latency timer, 9-20
 - parking, 9-19
 - operation, 9-6
 - bus commands, 9-6
 - bus transactions
 - read and write, 9-9
 - termination, 9-11
 - error functions, 9-17
 - parity, 9-17
 - reporting, 9-18
 - other bus operations, 9-13
 - agent mode configuration access, 9-16
 - data streaming, 9-14
 - device selection, 9-13
 - fast back-to-back transactions, 9-14
 - host mode configuration access, 9-15
 - interrupt acknowledge, 9-17
 - special cycle command, 9-16
 - protocol fundamentals, 9-7
 - addressing, 9-8
 - basic transfer control, 9-8
 - bus driving and turnaround, 9-9
 - byte enable signals, 9-9
 - interrupts from, 9-4
 - message unit (I2O), 9-65
 - door bell registers, 9-67
 - inbound (IDR), 9-68
 - outbound (ODR), 9-67
 - I2O unit, 9-69
 - I2O registers, 9-77
 - inbound FIFO queue port register (IFQPR), 9-77
 - inbound message interrupt mask register (IMIMR), 9-82
 - inbound message interrupt status register (IMISR), 9-80
 - messaging unit control register (MUCR), 9-83
 - outbound FIFO queue port register (OFQPR), 9-78
 - outbound message interrupt mask register (OMIMR), 9-79
 - outbound message interrupt status register (OMISR), 9-78
 - queue base address register (QBAR), 9-84
 - inbound FIFOs, 9-70
 - PCI configuration identification, 9-70
 - inbound FIFOs
 - Free_FIFO head pointer register (IFHPR), 9-71
 - Free_FIFO tail pointer register (IFTPR), 9-71
 - post_FIFO head pointer register (IPHPR), 9-72
 - post_FIFO tail pointer register (IPTPR), 9-72
 - message registers, 9-65
 - inbound message registers (IMRx), 9-66
 - outbound message registers (OMRx), 9-66
 - outbound FIFOs, 9-74
 - free_FIFO head pointer register (OFHPR), 9-74
 - free_FIFO tail pointer register (OFTPR), 9-74
 - post_FIFO head pointer register (OPHPR), 9-75
 - post_FIFO head pointer register (OPTPR), 9-75
 - PCI parity operation, 9-18
 - SDMA interface, 9-3
 - signals, 9-3
 - single beat read example, 9-10
 - single beat write example, 9-11
 - structure, 9-2
 - target-initiated terminations, 9-12
 - PDAT_x (port data) registers, 40-2
 - PDIR_x (port data direction registers), 40-3
 - PDTEA (SDMA 60x bus transfer error address register), 19-4
 - PDTEM (SDMA 60x bus transfer error MSNUM register), 19-4
 - PISCR (periodic interrupt status and control register), 4-46
 - PITC (periodic interrupt timer count register), 4-46
 - PITR (periodic interrupt timer register), 4-47
 - PODR_x (port open-drain registers), 40-1
 - PORESET,, 6-14
 - Power consumption
 - FCCs, 29-22
 - SCCs, 20-25
 - PPAR (port pin assignment register), 40-4
 - PPC_ACR (60x bus arbiter configuration register), 4-29
 - PPC_ALRH (60x bus arbitration high-level register), 4-30
 - PPC_ALRL (60x bus arbitration low-level register), 4-31
 - Programming examples
 - serial communications controllers (SCCs)
 - GSMR (general SCC mode register)
 - AppleTalk mode, 26-3

- HDLC bus protocol, 22-22
- PSMR (protocol-specific mode register)
 - AppleTalk mode, 26-4
- TODR (transmit-on-demand register)
 - AppleTalk mode, 26-4
- transparent mode, 24-12
- UART mode, 21-22
- transparent mode
 - NMSI programming example, 27-29
- Promiscuous mode, *see* Transparent mode
- Promiscuous operation, 37-1
- PSDMR (60x SDRAM mode register), 11-20
- PSMR (protocol-specific mode register)
 - AppleTalk mode, 26-4
 - BISYNC mode, 23-10
 - Ethernet mode, 25-14
 - HDLC bus protocol, programming, 22-22
 - HDLC mode, 22-7
 - overview, 20-9
 - transparent mode, 24-8
 - UART mode, 21-12
- PSOR_x (port special options registers), 40-4
- PSRT (60x bus-assigned SDRAM refresh timer) register, 11-31
- PURT (60x bus-assigned UPM refresh timer) register, 11-30

R

- RAM word, 11-70
- RCCR (RISC controller configuration register), 14-8
- Registers
 - AppleTalk mode
 - GSMR, 26-3
 - PSMR, 26-4
 - TODR, 26-4
 - ATM controller
 - FCCE, 30-90
 - FCCM, 30-90
 - FPSMR (FCC protocol-specific mode register), 30-88
 - FTIRR_x, 30-92, B-10
 - GFMR register, 30-88
 - BISYNC mode
 - BDLE, 23-8
 - BSYNC, 23-7
 - PSMR, 23-10
 - SCCE, 23-15
 - SCCM, 23-15
 - SCCS, 23-16
 - communications processor (CP)
 - RCCR, 14-8
 - RTSCR, 14-11
 - RTSR, 14-11
 - communications processor module (CPM)

- CPCR, 14-13
- parallel I/O ports
 - PDAT_x, 40-2
 - PDIR_x, 40-3
 - PODR_x, 40-1
 - PPAR, 40-4
 - PSOR_x, 40-4
- CPM multiplexing
 - CMXFCR, 16-13
 - CMXSCR, 16-16
 - CMXSI1CR, 16-12
 - CMXSI2CR, 16-12
 - CMXSMR, 16-19
 - CMXUAR, 16-7
- DSR
 - overview, 20-9
 - UART mode, 21-10
- fast communications controller (FCC)
 - FCCE, 36-14
 - FCCS, 36-16
 - FPSMR, 36-7
- fast communications controllers (FCCs)
 - Fast Ethernet mode
 - FCCE, 35-20
 - FCCM, 35-20
 - FPSMR, 35-18
 - HDLC mode
 - FCCM, 36-14
 - overview
 - FCCE_x, 29-14
 - FCCM_x, 29-15
 - FCCS_x, 29-15
 - FCR_x, 29-13
 - FDSR_x, 29-8
 - FPSMR_x, 29-7
 - FTODR_x, 29-8
 - GFMR_x, 29-3
 - interrupts, 29-14
 - timing control, 29-17
- GSMR
 - AppleTalk mode, 26-3
 - overview, 20-3
- HDLC mode
 - PSMR, 22-7
 - SCCE, 22-12
 - SCCM, 22-12
 - SCCS, 22-14
- I²C controller
 - I2ADD, 39-6
 - I2BRG, 39-7
 - I2CER, 39-7
 - I2CMR, 39-7

- I2COM, 39-8
- I2MOD, 39-6
- IDMA emulation
 - DCM, 19-19
 - IDMR, 19-24
 - IDSR, 19-24
- IEEE 1149.1 test access port
 - boundary scan registers, 13-3
 - instruction register, 13-5
- IMA
 - FCC registers, 33-26
 - FPSMR_x, 33-26
 - FTIRR_x, 33-26
 - group tables
 - IGRCNTL, 33-38
 - IGRSTATE, 33-39
 - IGTCNTL, 33-31
 - IGTSTATE, 33-31
 - IRGFS, 33-39
 - link tables
 - ILRCNTL, 33-46
 - ILRSTATE, 33-47
 - ILTCNTL, 33-42
 - ILTSTATE, 33-43
 - ITINTSTAT, 33-43
- memory controller
 - 60x bus control registers, 11-12
 - BR_n, 11-13
 - GPCM mode
 - OR_x, 11-17
 - L_TESCR_x, 11-33
 - MPTPR, 11-32
 - M_xMR, 11-26
 - SDRAM mode
 - LSDMR, 11-23
 - LSRT, 11-31
 - OR_x, 11-15
 - PSDMR, 11-20
 - PSRT, 11-31
 - TESCR_x, 11-33
 - UPM mode
 - LURT, 11-30
 - MDR, 11-28
 - OR_x, 11-19
 - PURT, 11-30
 - register settings, 11-80
- multi-channel controllers (MCCs)
 - CHAMR, 28-8
 - CHAMR, transparent mode, 28-13, 28-15
 - MCCE, 28-37
 - MCCF_x, 28-33
 - MCCM, 28-37
- RSTATE, 28-10
- TSTATE, 28-7
- OCASSR, 31-35
- PCI bridge
 - BIST control, 9-53
 - bus arbiter configuration, 9-59
 - bus base class code register, 9-51
 - bus cache line size, 9-51
 - bus capabilities pointer, 9-56
 - bus function, 9-58
 - bus interrupt line, 9-56
 - bus interrupt pin, 9-57
 - bus latency timer, 9-52
 - bus MAX LAT, 9-58
 - bus MIN GNT, 9-57
 - bus programming interface register, 9-50
 - configuration registers, 9-45
 - device ID register, 9-47
 - discard timer control register (PTCR), 9-32
 - DMA registers
 - DMA byte count registers (DMABCR_x), 9-93
 - DMA current descriptor address registers (DMACDAR_x), 9-91
 - DMA destination address registers (DMADAR_x), 9-92
 - DMA mode registers (DMAMR_x), 9-88
 - DMA next descriptor address registers (DMANDAR_x), 9-94
 - DMA source address registers (DMASAR_x), 9-92
 - DMA status registers (DMASR_x), 9-90
 - door bell registers, 9-67
 - inbound (IDR), 9-68
 - outbound (ODR), 9-67
 - error address capture register (PCI_EACR), 9-39
 - error control capture register (PCI_ECCR), 9-40
 - error control register (ECR), 9-38
 - error data capture register (PCI_EDCR), 9-40
 - error mask register (EMR), 9-37
 - error status register (ESR), 9-35
 - general control register (PCI_GCR), 9-35
 - general purpose control register (GPCR), 9-33
 - general purpose local access base address registers (GPLABAR_x), 9-54
 - Hot Swap control status, 9-61
 - Hot Swap register block, 9-60
- I2O unit
 - I2O registers
 - inbound message interrupt mask register (IMIMR), 9-82
 - inbound FIFOs
 - free_FIFO head pointer register (IFHPR), 9-71
 - free_FIFO tail pointer register (IFTPR), 9-71

- I2O unit
 - I2O registers
 - inbound FIFO queue port register (IFQPR), 9-77
 - inbound message interrupt status register (IMISR), 9-80
 - messaging unit control register (MUCR), 9-83
 - outbound FIFO queue port register (OFQPR), 9-78
 - outbound message interrupt mask register (OMIMR), 9-79
 - outbound message interrupt status register (OMISR), 9-78
 - queue base address register (QBAR), 9-84
 - inbound FIFOs
 - post_FIFL tail pointer register, 9-72
 - post_FIFO head pointer register (IPHPR), 9-72
 - outbound FIFOs
 - free_FIFO tail pointer register (OFTPR), 9-74
 - post_FIFO head pointer register (OPHPR), 9-75
 - post_FIFO tail pointer register (OPTPR), 9-75
 - inbound base address registers (PIBARx), 9-42
 - inbound comparison mask registers (PICMRx), 9-43
 - inbound translation address registers (PITARx), 9-42
 - message registers, 9-65
 - inbound (IMRx), 9-66
 - outbound (OMRx), 9-66
 - outbound base address registers (POBARx), 9-31
 - outbound comparison mask registers (POCMRx), 9-31
 - outbound translation address registers (POTARx), 9-30
 - PCI bus command register, 9-47
 - PCI bus internal memory-mapped registers base address (PIMMRBAR), 9-53
 - PCI bus status register, 9-48
 - reader type, 9-52
 - revision ID register, 9-49
 - subclass code register, 9-50
 - subsystem device ID, 9-56
 - subsystem vendor ID, 9-55
 - vendor ID register, 9-46
- PCI-bridge
 - I2O unit
 - outbound FIFOs
 - free_FIFO head pointer register (OFHPR), 9-74
- PowerPC
 - supervisor-level
 - summary, A-1, A-3
 - user-level
 - summary, A-1
- PSMR
 - AppleTalk mode, 26-4
 - BISYNC mode, 23-10
 - Ethernet mode, 25-14
 - overview, 20-9
 - transparent mode, 24-8
 - UART mode, 21-12
- quick reference guide, A-1
- reset mode, 5-5
- reset status, 5-4
- RFCR, 20-15
- RISC timer tables
 - RTMR, 14-24
 - TM_CMD, 14-24
- SCCE
 - BISYNC mode, 23-15
 - Ethernet mode, 25-20
 - transparent mode, 24-11
 - UART mode, 21-19
- SCCM
 - BISYNC mode, 23-15
 - Ethernet mode, 25-20
 - transparent mode, 24-11
 - UART mode, 21-19
- SCCS
 - BISYNC mode, 23-16
 - transparent mode, 24-12
 - UART mode, 21-21
- SDMA channels
 - LDTEA, 19-4
 - LDTEM, 19-4
 - PDTEA, 19-4
 - PDTEM, 19-4
 - SDMR, 19-4
 - SDSR, 19-3
- serial interface (SI)
 - SIxCMDR, 15-24
 - SIxGMR, 15-17
 - SIxMR, 15-17
 - SIxRSR, 15-23
 - SIxSTR, 15-25
- serial management controllers
 - GCI mode
 - SMCE, 27-34
 - SMCM, 27-34
 - SMCMRs, 27-2
 - transparent mode
 - SMCE, 27-28
 - SMCM, 27-28
 - UART mode
 - RxBD, 27-13
 - SMCE, 27-18
 - SMCM, 27-18
 - TxBD, 27-17
- serial management controllers (SMCs)
 - GCI mode
 - RxBD, 27-33

- serial management controllers(SMCs)
 - GCI mode
 - TxBD, 27-34
- serial peripheral interface (SPI)
 - SPCOM, 38-10
 - SPIE, 38-9
 - SPIM, 38-9
 - SPMODE, 38-6
- system interface unit (SIU)
 - BCR, 4-26
 - IMMR, 4-36
 - L_TESCR1, 4-42
 - L_TESCR2, 4-43
 - LCL_ACR, 4-31
 - LCL_ALRH, 4-32
 - LCL_ALRL, 4-32
 - PISCR, 4-46
 - PITC, 4-46
 - PITR, 4-47
 - PPC_ACR, 4-29
 - PPC_ALRH, 4-30
 - PPC_ALRL, 4-31
 - SCPRR_H, 4-19
 - SCPRR_L, 4-20
 - SICR, 4-17
 - SIEXR, 4-25
 - SIMR_H, 4-22
 - SIMR_L, 4-23
 - SIPNR_H, 4-21
 - SIPNR_L, 4-21
 - SIPRR, 4-18
 - SIUMCR, 4-33
 - SIVFC, 4-24
 - SWR, 4-7
 - SWSR, 4-38
 - SYPGR, 4-37
 - TESCR1, 4-38
 - TESCR2, 4-40
 - TMCNT, 4-44
 - TMCNTAL, 4-45
 - TMCNTSC, 4-44
- TC layer, 34-7
 - CDSMRx, 34-9
 - general registers, 34-11
 - TCGER, 34-11
 - TCGSR, 34-11
 - TCERx, 34-10
 - TCMODEx, 34-7
 - TCMRx, 34-11
- TFCR, 20-15
- timers
 - TCN, 18-7
 - TCR, 18-7
 - TER, 18-7
 - TGCR, 18-3
 - TMR, 18-5
 - TRR, 18-6
- TODR
 - AppleTalk mode, 26-4
 - overview, 20-10
- TOSEQ, 21-9
- transparent mode
 - PSMR, 24-8
 - SCCE, 24-11
 - SCCM, 24-11
 - SCCS, 24-12
- UART mode
 - DSR, 21-10
 - PSMR, 21-12
 - SCCE, 21-19
 - SCCM, 21-19
 - SCCS, 21-21
 - TOSEQ, 21-9
- registers
 - transfer error status,, 4-42, 4-43
- Reset
 - actions, 5-2
 - causes, 5-1
 - external HRESET flow, 5-3
 - external SRESET flow, 5-3
 - power-on reset flow, 5-2
 - receiver reset sequence, SCC, 20-25
 - resetting registers and parameters for all channels, 14-13
 - software watchdog reset, 5-1
 - transmitter reset sequence, SCC, 20-25
- RFCR (Rx buffer function code register)
 - overview, 20-15
- RISC microcontroller, *see* Communications processor (CP)
- RISC timer tables
 - CP loading tracking, 14-27
 - features list, 14-22
 - initializing RISC timer tables, 14-25
 - interrupt handling, 14-26
 - overview, 14-22
 - parameter RAM, 14-22
 - RAM usage, 14-23
 - RTMR, 14-24
 - scan algorithm, 14-26
 - SET TIMER command, 14-25
 - table entries, 14-24
 - timer counts, comparing, 14-27
 - TM_CMD, 14-24
 - tracking CP loading, 14-27
- RMR (reset mode) register, 5-5

RSR (reset status) register, 5-4
 RSTATE (internal receiver state) register, 28-10
 RTMR (RISC timer mask register), 14-24
 RTSCR (RISC time-stamp control register), 14-11
 RTSR (RISC time-stamp register), 14-11

S

SCC memory map, 3-17
 SCCE (SCC event) register
 BISYNC mode, 23-15
 HDLC mode, 22-12
 transparent mode, 24-11
 UART mode, 21-19
 SCCE register
 Ethernet mode, 25-20
 SCCM (SCC mask) register
 BISYNC mode, 23-15
 HDLC mode, 22-12
 transparent mode, 24-11
 UART mode, 21-19
 SCCM register
 Ethernet mode, 25-20
 SCCS (SCC status) register
 BISYNC mode, 23-16
 HDLC mode, 22-14
 transparent mode, 24-12
 UART mode, 21-21
 SCIT programming, 15-33
 SCPRR_H (CPM high interrupt priority register), 4-19
 SCPRR_L (CPM low interrupt priority register), 4-20
 SDMA channels
 bus arbitration, 19-2
 bus transfers, 19-2
 LDTEA, 19-4
 LDTEM, 19-4
 overview, 19-1
 PDTEA, 19-4
 PDTEM, 19-4
 programming model, 19-3
 registers, 19-3
 SDMR, 19-4
 SDSR, 19-3
 SDMR (SDMA mask register), 19-4
 SDRAM interface, *see* SDRAM machine
 SDSR (SDMA status register), 19-3
 Serial communications controllers (SCCs)
 AppleTalk mode
 connecting to AppleTalk, 26-2
 operating LocalTalk frame, 26-1
 overview, 26-1
 programming example, 22-22, 26-4
 programming the controller, 26-3
 BISYNC mode
 commands, 23-4
 control character recognition, 23-5
 error handling, 23-9
 frame reception, 23-3
 frame transmission, 23-2
 overview, 23-1
 parameter RAM, 23-3
 programming example, 23-18
 programming the controller, 23-17
 receiving synchronization sequence, 23-9
 RxBD, 23-12
 sending synchronization sequence, 23-9
 TxBD, 23-14
 Ethernet mode
 address recognition, 25-11
 collision handling, 25-12
 commands, 25-9
 connecting to Ethernet, 25-4
 error handling, 25-13
 frame reception, 25-6
 hash table algorithm, 25-12
 loopback, 25-13
 overview, 25-1
 programming example, 25-22
 programming the controller, 25-9
 receive buffer, 25-16
 transmit buffer, 25-18
 HDLC mode
 accessing the bus, 22-18
 bus controller, 22-16
 collision detection, 22-16, 22-19
 commands, 22-5
 delayed RTS mode, 22-20
 error handling, 22-5
 features list, 22-1
 GSMR, HDLC bus protocol programming, 22-22
 interrupts, 22-13
 memory map, 22-3
 multi-master bus configuration, 22-17
 overview, 22-1
 parameter RAM, 22-3
 performance, increasing, 22-19
 programming example, 22-14, 22-22
 programming the controller, 22-4
 PSMR, 22-7
 RxBD, 22-8
 single-master bus configuration, 22-18
 TxBD, 22-11
 using the TSA, 22-21
 overview
 buffer descriptors, 20-10

- controlling SCC timing, 20-17
- DPLL operation, 20-21
- features, 20-2
- initialization, 20-17
- interrupt handling, 20-16
- parameter RAM, 20-13
- reconfiguration, 20-24
- reset sequence, 20-25
- switching protocols, 20-25
- transparent mode
 - achieving synchronization, 24-3
 - commands, 24-6
 - DSR receiver SYNC pattern lengths, 24-3
 - end of frame detection, 24-5
 - error handling, 24-7
 - frame reception, 24-2
 - frame transmission, 24-2
 - inherent synchronization, 24-5
 - in-line synchronization, 24-5
 - overview, 24-1
 - programming example, 24-12
 - RxBD, 24-8
 - synchronization signals, 24-3
 - synchronization, user-controlled, 24-5
 - transmit synchronization, 24-3
 - TxBD, 24-10
- UART mode
 - commands, 21-6
 - control character insertion, 21-9
 - data handling, character and message-based, 21-5
 - error reporting, 21-5
 - features list, 21-2
 - fractional stop bits, 21-10
 - handling errors, 21-11
 - hunt mode, 21-9
 - normal asynchronous mode, 21-2
 - overview, 21-1
 - parameter RAM, 21-3
 - programming example, 21-22
 - RxBD, 21-14
 - S-records loader application, 21-23
 - status reporting, 21-5
 - synchronous mode, 21-3
 - TxBD, 21-18
- Serial configuration, 14-3
- Serial interface (SI)
 - enabling connections, 15-7
 - features, 15-3
 - GCI support, 15-30
 - IDL bus implementation
 - programming the IDL, 15-29
 - IDL interface support, 15-25
 - overview, 15-4
 - programming GCI, 15-32
 - programming RAM entries, 15-10
 - registers, 15-17
 - see also* CPM multiplexing logic (CMX)
 - SI RAM, 15-8
- Serial management controllers (SMCs)
 - buffer descriptors, overview, 27-4
 - disabling SMCs on-the-fly, 27-8
 - disabling the receiver, 27-9
 - disabling the transmitter, 27-9
 - enabling the receiver, 27-9
 - enabling the transmitter, 27-9
 - features list, 27-2
- GCI mode
 - C/I channel
 - handling the SMC, 27-32
 - reception process, 27-32
 - RxBD, 27-33
 - transmission process, 27-32
 - TxBD, 27-34
 - commands, 27-32
 - monitor channel
 - reception process, 27-31
 - RxBD, 27-32
 - transmission process, 27-31
 - TxBD, 27-33
 - overview, 27-30
 - parameter RAM, 27-31
- memory structure, 27-5
- mode selection, 27-2
- NMSI connection, receive and transmit, 27-2
- parameter RAM
 - GCI mode, 27-31
 - overview, 27-5, 27-30
 - transparent mode, 27-6
 - UART mode, 27-6
- power, saving, 27-10
- programming the controller, 27-11
- protocol switching, 27-9
- reinitializing the receiver, 27-9
- reinitializing the transmitter, 27-9
- selecting modes, 27-2
- sending a break, 27-12
- sending a preamble, 27-13
- switching protocols, 27-9
- transparent mode
 - features list, 27-20
 - overview, 27-20
 - parameter RAM, 27-6
 - reception process, 27-21
 - RxBD, 27-26

- TxBD, 27-27
- UART mode
 - character mode, 27-11
 - commands, 27-12
 - data handling, 27-11
 - error handling, 27-13
 - features list, 27-11
 - features not supported by SMCs, 27-10
 - frame format, 27-10
 - message-oriented mode, 27-11
 - overview, 27-10
 - parameter RAM, 27-6
 - programming example, 27-19
 - reception process, 27-11
 - RxBD, 27-13
 - transmission process, 27-11
 - TxBD, 27-17
- Serial mode
 - parameter RAM configuration, 33-26
- Serial peripheral interface (SPI)
 - block diagram, 38-1
 - clocking and pin functions, 38-2
 - commands, 38-12
 - configuring the SPI, 38-3
 - features list, 38-1
 - interrupt handling, 38-18
 - master mode, 38-3
 - maximum receive buffer length (MRBLR), 38-11
 - multi-master operation, 38-4
 - parameter RAM, 38-10
 - programming example
 - master, 38-16
 - slave, 38-17
 - programming model, 38-6
 - RxBD, 38-14
 - slave mode, 38-4
 - SPCOM, 38-10
 - SPIE, 38-9
 - SPIM, 38-9
 - SPMODE, 38-6
 - TxBD, 38-15
- SI memory map, 3-22
- SI memory map,, 3-13, 3-14, 3-15
- SI RAM programming example, 15-14
- SI,, 1-lxxx
- SICR (SIU interrupt configuration register), 4-17
- SICR,, 16-7
- SIEXR (SIU external interrupt control register), 4-25
- Signals
 - 60x bus
 - TBST, 8-12
 - TCn, 8-12
 - TSIZn, 8-12
 - TTn, 8-9
 - byte-select signals, 11-75
 - chip-select signals, 11-74
 - clock signals, 10-5
 - general-purpose signals, 11-76
 - IDMA emulation
 - DACKx, 19-13
 - DONEx, 19-15
 - DREQx, 19-13
 - memory controller
 - byte-select signals, 11-10
 - EAMUX, 11-42
 - PSDVAL, 11-11, 11-58
 - SDRAM interface signals, 11-33
 - UPM interface signals, 11-63
 - UPM signal negation, 11-78
 - UPWAIT, 11-78
 - overview, 6-2
 - signals, external
 - description
 - EXTCLK,, 6-15
 - SIPMR_H (SIU high interrupt mask register), 4-22
 - SIPMR_L (SIU low interrupt mask register), 4-23
 - SIPNR_H (SIU high interrupt pending register), 4-21
 - SIPNR_L (SIU low interrupt pending register), 4-21
 - SIPRR (SIU interrupt priority register), 4-18
 - SIU memory map,, 3-1
 - SIUMCR (SIU module configuration register), 4-33
 - SIVVEC (SIU interrupt vector register), 4-24
 - SMC memory map, 3-21
 - SMC,, 16-1
 - SMCE (SMC event) register
 - GCI mode, 27-34
 - transparent mode, 27-28
 - UART mode, 27-18
 - SMCM (SMC mask) register
 - GCI mode, 27-34
 - transparent mode, 27-28
 - UART mode, 27-18
 - SMCMRs (SMC mode registers), 27-2
 - SPCOM (SPI command) register, 38-10
 - SPI memory map, 3-21
 - SPIE (SPI event) register, 38-9
 - SPIM (SPI mask) register, 38-9
 - SPMODE (SPI mode) register, 38-6
 - SWR (software watchdog register), 4-7
 - SWSR (software service register), 4-38
 - SYPCR (system protection control register), 4-37
 - System integration timers memory map, 3-4
 - System interface unit (SIU)
 - 60x bus monitor function, 4-2

BCR, 4-26
 block diagram, 4-1
 bus monitor, 4-3
 clocks, 4-3
 configuration functions, 4-2
 configuration/protection logic block diagram, 4-3
 encoding the interrupt vector, 4-14
 FCC relative priority, 4-12
 highest priority interrupt, 4-13
 IMMR, 4-36
 interrupt controller features list, 4-7
 interrupt source priorities, 4-9
 interrupt vector calculation, 4-14
 interrupt vector encoding, 4-14
 interrupt vector generation, 4-14
 L_TESCR1, 4-42
 L_TESCR2, 4-43
 LCL_ACR, 4-31
 LCL_ALRH, 4-32
 LCL_ALRL, 4-32
 local bus monitor function, 4-2
 masking interrupt sources, 4-13
 MCC relative priority, 4-12
 periodic interrupt timer (PIT), 4-5
 periodic interrupt timer (PIT) function, 4-2
 pin multiplexing, 4-49
 PISCR, 4-46
 PITC, 4-46
 PITR, 4-47
 port C interrupts, 4-16
 PPC_ACR, 4-29
 PPC_ALRH, 4-30
 PPC_ALRL, 4-31
 programming model, 4-17
 registers, 4-17
 SCC relative priority, 4-12
 SCPRR_H, 4-19
 SCPRR_L, 4-20
 SICR, 4-17
 SIEXR, 4-25
 signal multiplexing, 4-49
 SIMR_H, 4-22, 4-23
 SIPNR_H, 4-21
 SIPNR_L, 4-21
 SIPRR, 4-18
 SIUMCR, 4-33
 SIVEC, 4-24
 software watchdog timer, 4-6
 SWR, 4-7
 SWSR, 4-38
 SYPCR, 4-37
 system protection, 4-2

TESCR1, 4-38
 TESCR2, 4-40
 time counter (TMCNT)
 function, 4-2
 overview, 4-4
 timers, 4-3
 TMCNT, 4-44
 TMCNTAL, 4-45
 TMCNTSC, 4-44
 system interface unit,, 19-2

T

TBST (transfer burst) signal, 8-12
 TC layer
 block diagram, 34-4
 cell counters, 34-12
 corrected, TC_CCCx, 34-12
 errored, TC_ECCx, 34-12
 filtered, TC_FCCx, 34-13
 IDLE, TC_ICCx, 34-12
 received, TC_RCCx, 34-12
 transmitted, TC_TCCx, 34-12
 features, 34-1
 functionality, 34-3
 ATM cell functions
 2-cell FIFO, 34-6
 receive, 34-4
 transmit, 34-6
 UTOPIA interface
 receive, 34-7
 transmit, 34-7
 implementation example, 34-15
 operating at higher frequencies, 34-16
 programming a T1 application, 34-16
 step 1, 34-17
 step 2, 34-17
 step 3, 34-17
 step 4, 34-17
 step 5, 34-17
 step 6, 34-18
 step 7, 34-18
 programming and operating the TC layer, 34-13
 programming FCC2, 34-13
 programming mode, 34-7
 signals, 34-7
 TCN (timer counter registers), 18-7
 TC_n (transfer code) signals, 8-12
 TCR (timer capture registers), 18-7
 TDM,, 16-1
 TER (timer event registers), 18-7
 Terminology conventions, 1-lxxxvi

TESCR_x (60x bus error status and control registers), 4-38, 11-33

TFCR (Tx buffer function code register)
overview, 20-15

TGCR (timer global configuration registers), 18-3

Timers
block diagram, 18-1
bus monitoring, 18-3
cascaded mode block diagram, 18-3
features, 18-1
general-purpose units, 18-2
pulse measurement, 18-3

Time-slot assigner
connecting to the TSA, 15-7

Time-slot assigner (TSA)
synchronization in transparent mode, 24-5

Timing
SCC timing, controlling, 20-17

TM_CMD (RISC timer command) register, 14-24

TMCNT (time counter register), 4-44

TMCNTAL (time counter alarm register), 4-45

TMCNTSC (time counter status and control register), 4-44

TMR (timer mode registers), 18-5

TODR (transmit-on-demand register)
AppleTalk mode, 26-4
overview, 20-10

TOSEQ (transmit out-of-sequence) register, 21-9

Transmission convergence (TC) layer, 34-1

Transparent mode
achieving synchronization, 24-3
commands, 24-6
DSR receiver SYNC pattern lengths, 24-3
end of frame detection, 24-5
error handling, 24-7
fast communications controllers (FCCs)
features list, 37-1
receive operation, 37-2
synchronization
achieving, 37-2
example, 37-3
external signals, 37-3
in-line pattern, 37-2
transmit operation, 37-2
frame reception, 24-2
frame transmission, 24-2
inherent synchronization, 24-5
in-line synchronization, 24-5
overview, 24-1
programming example, 24-12
RxBD, 24-8
serial management controllers (SMCs)
features list, 27-20

overview, 27-20
parameter RAM, 27-6
reception process, 27-21
synchronization signals, 24-3
synchronization, user-controlled, 24-5
transmit synchronization, 24-3
TxBD, 24-10

TRR (timer reference registers), 18-6

TSIZ_n (transfer size) signals, 8-12

TSTATE (internal transmitter state) register, 28-7

TT_n (transfer type) signals, 8-9

U

UART mode
commands, 21-6
control character insertion, 21-9
data handling, character and message-based, 21-5
error reporting, 21-5
features list, 21-2
fractional stop bits, 21-10
handling errors, 21-11
hunt mode, 21-9
normal asynchronous mode, 21-2
overview, 21-1
parameter RAM, 21-3
programming example, 21-22
RxBD, 21-14
serial management controllers
character mode, 27-11
commands, 27-12
data handling, 27-11
error handling, 27-13
features list, 27-11
features not supported by SMCs, 27-10
frame format, 27-10
message-oriented mode, 27-11
overview, 27-10
parameter RAM, 27-6
programming example, 27-19
reception process, 27-11
RxBD, 27-13
transmission process, 27-11
TxBD, 27-17
S-records loader application, 21-23
status reporting, 21-5
synchronous mode, 21-3
TxBD, 21-18

UPMs (user-programmable machines)
access times, handling devices, 11-101
address control bits, 11-77
address multiplexing, 11-77
clock timing, 11-67

- data sample control, 11-77
- data valid, 11-77
- differences between MPC8xx and MPC8260, 11-80
- DRAM configuration example, 11-79
- EDO interface example, 11-92
- exception requests, 11-67
- hierarchical bus interface example, 11-101
- implementation differences with SDRAM machine and GPCM, 11-6
- loop control, 11-76
- memory access requests, 11-66
- memory system interface example, 11-81
- MPC8xx versus MPC8260, 11-80
- overview, 11-63
- programming the UPM, 11-67
- RAM array, 11-69
- RAM word, 11-70
- refresh timer requests, 11-66
- register settings, 11-80
- requests, 11-64
- signal negation, 11-78
- software requests, 11-67
- UPWAIT signal, 11-78
- wait mechanism, 11-78

Part I—Overview	I
Overview	1
G2 Core	2
Memory Map	3
Part II—Configuration and Reset	II
System Interface Unit (SIU)	4
Reset	5
Part III—The Hardware Interface	III
External Signals	6
60x Signals	7
The 60x Bus	8
PCI Bridge	9
Clocks and Power Control	10
Memory Controller	11
Secondary (L2) Cache Support	12
IEEE 1149.1 Test Access Port	13
Part IV—Communications Processor Module	IV
Communications Processor Module Overview	14
Serial Interface with Time-Slot Assigner	15
CPM Multiplexing	16
Baud-Rate Generators (BRGs)	17
Timers	18
SDMA Channels and IDMA Emulation	19
Serial Communications Controllers (SCCs)	20
SCC UART Mode	21
SCC HDLC Mode	22
SCC BISYNC Mode	23
SCC Transparent Mode	24
SCC Ethernet Mode	25
SCC AppleTalk Mode	26
Serial Management Controllers (SMCs)	27
Multi-Channel Controllers (MCCs)	28
Fast Communications Controllers (FCCs)	29
ATM Controller and AAL0, AAL1, and AAL5	30
ATM AAL1 Circuit Emulation Service	31
ATM AAL2	32
Inverse Multiplexing for ATM (IMA)	33
ATM Transmission Convergence Layer	34

I	Part I—Overview
1	Overview
2	G2 Core
3	Memory Map
II	Part II—Configuration and Reset
4	System Interface Unit (SIU)
5	Reset
III	Part III—The Hardware Interface
6	External Signals
7	60x Signals
8	The 60x Bus
9	PCI Bridge
10	Clocks and Power Control
11	Memory Controller
12	Secondary (L2) Cache Support
13	IEEE 1149.1 Test Access Port
IV	Part IV—Communications Processor Module
14	Communications Processor Module Overview
15	Serial Interface with Time-Slot Assigner
16	CPM Multiplexing
17	Baud-Rate Generators (BRGs)
18	Timers
19	SDMA Channels and IDMA Emulation
20	Serial Communications Controllers (SCCs)
21	SCC UART Mode
22	SCC HDLC Mode
23	SCC BISYNC Mode
24	SCC Transparent Mode
25	SCC Ethernet Mode
26	SCC AppleTalk Mode
27	Serial Management Controllers (SMCs)
28	Multi-Channel Controllers (MCCs)
29	Fast Communications Controllers (FCCs)
30	ATM Controller and AAL0, AAL1, and AAL5
31	ATM AAL1 Circuit Emulation Service
32	ATM AAL2
33	Inverse Multiplexing for ATM (IMA)
34	ATM Transmission Convergence Layer

Fast Ethernet Controller	35
FCC HDLC Controller	36
FCC Transparent Controller	37
Serial Peripheral Interface (SPI)	38
I ² C Controller	39
Parallel I/O Ports	40
Register Quick Reference Guide	A
Reference Manual (Rev 1) Errata	B
Glossary of Terms and Abbreviations	GLO
Index	IND

35	Fast Ethernet Controller
36	FCC HDLC Controller
37	FCC Transparent Controller
38	Serial Peripheral Interface (SPI)
39	I ² C Controller
40	Parallel I/O Ports
A	Register Quick Reference Guide
B	Reference Manual (Rev 1) Errata
GLO	Glossary of Terms and Abbreviations
IND	Index