## MPC8347E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications

The MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro is a next generation PowerQUICC II integrated host processor. The MPC8347E contains a PowerPC ${ }^{\text {TM }}$ processor core built on Power Architecture ${ }^{\mathrm{TM}}$ technology with system logic for networking, storage, and general-purpose embedded applications. For functional characteristics of the processor, refer to the MPC8349E PowerQUICC ${ }^{\mathrm{TM}}$ II Pro Integrated Host Processor Reference Manual.
To locate published errata or updates for this document, refer to the MPC8347E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

## NOTE

The information in this document is accurate for revision 1.1 silicon and earlier. For information on revision 3.0 silicon and later versions (for orderable part numbers ending in A or B), see the MPC8347EA PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications.
See Section 23.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

## Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2. Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . 7
3. Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4. Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5. RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . 13
6. DDR SDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7. DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8. Ethernet: Three-Speed Ethernet, MII Management . 22
9. USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
10. Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
11. JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
12. $\mathrm{I}^{2} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
13. PCI ................. . . . . . . . . . . . . . . . . . . . . . . . 47
14. Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
15. GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
16. IPIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
17. SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
18. Package and Pin Listings . . . . . . . . . . . . . . . . . . . . . . 55
19. Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
20. Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
21. System Design Information . . . . . . . . . . . . . . . . . . . 90
22. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . 94
23. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . 96

## Overview

## 1 Overview

This section provides a high-level overview of the MPC8347E features. Figure 1 shows the major functional units within the MPC8347E.


Figure 1. MPC8347E Block Diagram
Major features of the MPC8347E are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
- High-performance, superscalar processor core
- Floating-point, integer, load/store, system register, and branch processing units
- 32-Kbyte instruction cache, 32-Kbyte data cache
- Lockable portion of L1 cache
- Dynamic power management
- Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR SDRAM memory controller
- Programmable timing for DDR-1 SDRAM
- 32- or 64-bit data interface, up to 333-MHz data rate for TBGA, 266 MHz for PBGA
- Four banks of memory, each up to 1 Gbyte
- DRAM chip configurations from 64 Mbit to 1 Gbit with x8/x16 data ports
- Full error checking and correction (ECC) support
- Page mode support (up to 16 simultaneous open pages)
- Contiguous or discontiguous memory mapping
- Read-modify-write support
- Sleep mode for self-refresh SDRAM
- Auto refresh

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

## Overview

- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
- Dual controllers designed to comply with IEEE $802.3 \circledR$, $802.3 u \circledR$, $820.3 \mathrm{x} \circledR, 802.3 \mathrm{z} \circledR$, 802.3ac ${ }^{\circledR}$ standards
- Ethernet physical interfaces:
- 1000 Mbps IEEE Std. 802.3 GMII/RGMII, IEEE Std. 802.3z TBI/RTBI, full-duplex
- 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
- Buffer descriptors are backward-compatible with MPC8260 and MPC860T 10/100 programming models
- 9.6-Kbyte jumbo frame support
- RMON statistics support
- Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
- MII management interface for control and status
- Programmable CRC generation and checking
- PCI interface
- Designed to comply with PCI Specification Revision 2.2
- Data bus width:
- 32-bit data PCI interface operating at up to 66 MHz
- PCI 3.3-V compatible
- PCI host bridge capabilities
- PCI agent mode on PCI interface
- PCI-to-memory and memory-to-PCI streaming
- Memory prefetching of PCI read accesses and support for delayed read transactions
- Posting of processor-to-PCI and PCI-to-memory writes
- On-chip arbitration supporting five masters on PCI
- Accesses to all PCI address spaces
- Parity supported
- Selectable hardware-enforced coherency
- Address translation units for address mapping between host and peripheral
- Dual address cycle for target
- Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. $802.11 i^{\circledR}$, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
- Public key execution unit (PKEU) :
- RSA and Diffie-Hellman algorithms

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10

## Overview

- Programmable field size up to 2048 bits
- Elliptic curve cryptography
- F2m and $\mathrm{F}(\mathrm{p})$ modes
- Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
- DES and 3DES algorithms
- Two key (K1, K2) or three key (K1, K2, K3) for 3DES
- ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
- Implements the Rijndael symmetric-key cipher
- Key lengths of 128, 192, and 256 bits
- ECB, CBC, CCM, and counter (CTR) modes
- ARC four execution unit (AFEU)
- Stream cipher compatible with the RC4 algorithm
- 40- to 128 -bit programmable key
- Message digest execution unit (MDEU)
- SHA with $160-$, or 256 -bit message digest
- MD5 with 128-bit message digest
- HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
- Static and/or dynamic assignment of crypto-execution units through an integrated controller
- Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
- USB on-the-go mode with both device and host functionality
- Complies with USB specification Rev. 2.0
- Can operate as a stand-alone USB device
- One upstream facing port
- Six programmable USB endpoints
- Can operate as a stand-alone USB host controller
- USB root hub with one downstream-facing port
- Enhanced host controller interface (EHCI) compatible
- High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
- Can operate as a stand-alone USB host controller
- USB root hub with one or two downstream-facing ports
- Enhanced host controller interface (EHCI) compatible
- Complies with USB Specification Rev. 2.0
- High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- Direct connection to a high-speed device without an external hub
- External PHY with serial and low-pin count (ULPI) interfaces
- Local bus controller (LBC)
- Multiplexed 32-bit address and data operating at up to 133 MHz
- Four chip selects support four external slaves
- Up to eight-beat burst transfers
- 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
- Three protocol engines on a per chip select basis:
- General-purpose chip select machine (GPCM)
- Three user-programmable machines (UPMs)
- Dedicated single data rate SDRAM controller
- Parity support
- Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
- Functional and programming compatibility with the MPC8260 interrupt controller
- Support for 8 external and 35 internal discrete interrupt sources
- Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
- Programmable highest priority request
- Four groups of interrupts with programmable priority
- External and internal interrupts directed to host processor
- Redirects interrupts to external INTA pin in core disable mode.
- Unique vector number for each interrupt source
- Dual industry-standard $\mathrm{I}^{2} \mathrm{C}$ interfaces
- Two-wire interface
- Multiple master support
- Master or slave $\mathrm{I}^{2} \mathrm{C}$ mode support
- On-chip digital filtering rejects spikes on the bus
- System initialization data optionally loaded from $\mathrm{I}^{2} \mathrm{C}-1$ EPROM by boot sequencer embedded hardware
- DMA controller
- Four independent virtual channels
- Concurrent execution across multiple channels with programmable bandwidth control
- All channels accessible to local core and remote PCI masters
- Misaligned transfer capability

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

## Overview

- Data chaining and direct mode
- Interrupt on completed segment and chain
- DUART
- Two 4-wire interfaces (RxD, TxD, RTS, CTS)
- Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
- 52 parallel I/O pins multiplexed on various chip interfaces
- System timers
- Periodic interrupt timer
- Real-time clock
- Software watchdog timer
- Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1 ${ }^{\text {TM }}$, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation


## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347E. The MPC8347E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.
Table 1. Absolute Maximum Ratings ${ }^{1}$

| Characteristic |  | Symbol | Max Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Core supply voltage |  | $V_{D D}$ | -0.3 to 1.32 | V |  |
| PLL supply voltage |  | $\mathrm{AV}_{\mathrm{DD}}$ | -0.3 to 1.32 | V |  |
| DDR DRAM I/O voltage |  | GV ${ }_{\text {DD }}$ | -0.3 to 3.63 | V |  |
| Three-speed Ethernet I/O, MII management voltage |  | LV DD | -0.3 to 3.63 | V |  |
| PCI , local bus, DUART, system control and power management, $\mathrm{I}^{2} \mathrm{C}$, and JTAG I/O voltage |  | OV DD | -0.3 to 3.63 | V |  |
| Input voltage | DDR DRAM signals | MV ${ }_{\text {IN }}$ | -0.3 to (GV $\mathrm{DD}+0.3)$ | V | 2, 5 |
|  | DDR DRAM reference | MV REF | -0.3 to (GV $\left.\mathrm{DD}^{+0.3}\right)$ | V | 2, 5 |
|  | Three-speed Ethernet signals | $\mathrm{LV}_{\text {IN }}$ | -0.3 to ( $\mathrm{LV} \mathrm{DD}+0.3$ ) | V | 4, 5 |
|  | Local bus, DUART, CLKIN, system control and power management, $\mathrm{I}^{2} \mathrm{C}$, and JTAG signals | $\mathrm{OV}_{\mathrm{IN}}$ | -0.3 to ( $\left.\mathrm{OV}_{\mathrm{DD}}+0.3\right)$ | V | 3, 5 |
|  | PCI | $\mathrm{OV}_{\text {IN }}$ | -0.3 to ( $\mathrm{OV} \mathrm{DD}+0.3$ ) | V | 6 |
| Storage temperature range |  | $\mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

## Notes:

1 Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
${ }^{2}$ Caution: $\mathrm{MV}_{\mathrm{IN}}$ must not exceed $\mathrm{GV}_{\mathrm{DD}}$ by more than 0.3 V . This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
${ }^{3}$ Caution: $\mathrm{OV}_{\mathbb{I N}}$ must not exceed $\mathrm{OV}_{\mathrm{DD}}$ by more than 0.3 V . This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
4 Caution: $L V_{I N}$ must not exceed $L V_{D D}$ by more than 0.3 V . This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
${ }^{5}(\mathrm{M}, \mathrm{L}, \mathrm{O}) \mathrm{V}_{\mathbb{I}}$ and $\mathrm{MV}_{\text {REF }}$ may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
$6 \mathrm{OV}_{\mathrm{IN}}$ on the PCl interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

## Electrical Characteristics

### 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8347E. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 2. Recommended Operating Conditions

| Characteristic | Symbol | Recommended <br> Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Core supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $1.2 \mathrm{~V} \pm 60 \mathrm{mV}$ | V | 1 |
| PLL supply voltage | $\mathrm{AV}_{\mathrm{DD}}$ | $1.2 \mathrm{~V} \pm 60 \mathrm{mV}$ | V | 1 |
| DDR DRAM I/O supply voltage | $\mathrm{GV}_{\mathrm{DD}}$ | $2.5 \mathrm{~V} \pm 125 \mathrm{mV}$ | V |  |
| Three-speed Ethernet I/O supply voltage | $\mathrm{LV}_{\mathrm{DD} 1}$ | $3.3 \mathrm{~V} \pm 330 \mathrm{mV}$ | V |  |
| Three-speed Ethernet I/O supply voltage |  | $2.5 \mathrm{~V} \pm 125 \mathrm{mV}$ |  |  |
| PCI, local bus, DUART, system control and power <br> management, I 2 C, and JTAG I/O voltage | $\mathrm{LV}_{\mathrm{DD} 2}$ | $3.3 \mathrm{~V} \pm 330 \mathrm{mV}$ | V |  |

## Note:

${ }^{1} \mathrm{GV}_{\mathrm{DD}}, \mathrm{LV}_{\mathrm{DD}}, O V_{\mathrm{DD}}, A V_{\mathrm{DD}}$, and $\mathrm{V}_{\mathrm{DD}}$ must track each other and must vary in the same direction-either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8347E.


1. $\mathrm{t}_{\text {interface }}$ refers to the clock period associated with the bus clock interface.

Figure 2. Overshoot/Undershoot Voltage for $\mathrm{GV}_{\mathrm{DD}} / \mathrm{OV}_{\mathrm{DD}} / \mathrm{LV}_{\mathrm{DD}}$

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347E for the 3.3-V signals, respectively.


Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

### 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 3. Output Drive Capability

| Driver Type | Output Impedance <br> $(\Omega)$ | Supply <br> Voltage |
| :--- | :---: | :---: |
| Local bus interface utilities signals | 40 | $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| PCI signals (not including PCI output clocks) | 25 |  |
| PCI output clocks (including PCI_SYNC_OUT) | 40 | $\mathrm{GV}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| DDR signal | 18 | $\mathrm{LV}_{\mathrm{DD}}=2.5 / 3.3 \mathrm{~V}$ |
| TSEC/10/100 signals | 40 | $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| DUART, system control, I ${ }^{2} \mathrm{C}$, JTAG, USB | 40 | $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$, |
| GPIO signals | 40 | $\mathrm{LV}_{\mathrm{DD}}=2.5 / 3.3 \mathrm{~V}$ |

### 2.2 Power Sequencing

MPC8347E does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as PORESET is asserted, most I/O pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert PORESET before the power supplies fully ramp up.

## 3 Power Characteristics

The estimated typical power dissipation for the MPC8347E device is shown in Table 4.
Table 4. MPC8347E Power Dissipation ${ }^{1}$

|  | Core Frequency (MHz) | CSB <br> Frequency <br> (MHz) | Typical at $\mathrm{T}_{\mathbf{J}}=65$ | Typical ${ }^{\text {2,3 }}$ | Maximum ${ }^{4}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PBGA | 266 | 266 | 1.3 | 1.6 | 1.8 | W |
|  |  | 133 | 1.1 | 1.4 | 1.6 | W |
|  | 400 | 266 | 1.5 | 1.9 | 2.1 | W |
|  |  | 133 | 1.4 | 1.7 | 1.9 | W |
|  | 400 | 200 | 1.5 | 1.8 | 2.0 | W |
|  |  | 100 | 1.3 | 1.7 | 1.9 | W |
| TBGA | 333 | 333 | 2.0 | 3.0 | 3.2 | W |
|  |  | 166 | 1.8 | 2.8 | 2.9 | W |
|  | 400 | 266 | 2.1 | 3.0 | 3.3 | W |
|  |  | 133 | 1.9 | 2.9 | 3.1 | W |
|  | 450 | 300 | 2.3 | 3.2 | 3.5 | W |
|  |  | 150 | 2.1 | 3.0 | 3.2 | W |
|  | 500 | 333 | 2.4 | 3.3 | 3.6 | W |
|  |  | 166 | 2.2 | 3.1 | 3.4 | W |
|  | 533 | 266 | 2.4 | 3.3 | 3.6 | W |
|  |  | 133 | 2.2 | 3.1 | 3.4 | W |

## Notes:

1. The values do not include $I / O$ supply power ( $O V_{D D}, L V_{D D}, G V_{D D}$ ) or $A V_{D D}$. For I/O power values, see Table 5.
2. Typical power is based on a voltage of $\mathrm{V}_{\mathrm{DD}}=1.2 \mathrm{~V}$, a junction temperature of $\mathrm{T}_{J}=105^{\circ} \mathrm{C}$, and a Dhrystone benchmark application.
3. Thermal solutions may need to design to a value higher than typical power based on the end application, $\mathrm{T}_{\mathrm{A}}$ target, and $\mathrm{I} / \mathrm{O}$ power.
4. Maximum power is based on a voltage of $V_{D D}=1.2 \mathrm{~V}$, worst case process, a junction temperature of $T_{J}=105^{\circ} \mathrm{C}$, and an artificial smoke test.

Table 5shows the estimated typical I/O power dissipation for MPC8347E.
Table 5. MPC8347E Typical I/O Power Dissipation

| Interface | Parameter | DDR2 <br> GV ${ }^{\text {DD }}$ <br> (1.8 V) | DDR1 GV ${ }^{\text {DD }}$ (2.5 V) | $\begin{aligned} & \mathrm{OV}_{\mathrm{DD}} \\ & (3.3 \mathrm{~V}) \end{aligned}$ | $\begin{gathered} \mathrm{LV}_{\mathrm{DD}} \\ (3.3 \mathrm{~V}) \end{gathered}$ | $\begin{gathered} \mathrm{LV}_{\mathrm{DD}} \\ (2.5 \mathrm{~V}) \end{gathered}$ | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDR I/O <br> $65 \%$ utilization $2.5 \mathrm{~V}$ <br> Rs $=20 \Omega$ <br> $\mathrm{Rt}=50 \Omega$ <br> 2 pair of clocks | 200 MHz , 32 bits | - | 0.42 | - | - | - | W | - |
|  | $200 \mathrm{MHz}, 64$ bits | - | 0.55 | - | - | - | W | - |
|  | 266 MHz , 32 bits | - | 0.5 | - | - | - | W | - |
|  | 266 MHz, 64 bits | - | 0.66 | - | - | - | W | - |
|  | $300 \mathrm{MHz},{ }^{1} 32$ bits | - | 0.54 | - | - | - | W | - |
|  | $300 \mathrm{MHz},{ }^{1} 64$ bits | - | 0.7 | - | - | - | W | - |
|  | $333 \mathrm{MHz},{ }^{1} 32$ bits | - | 0.58 | - | - | - | W | - |
|  | $333 \mathrm{MHz},{ }^{1} 64$ bits | - | 0.76 | - | - | - | W | - |
|  | $400 \mathrm{MHz},{ }^{1} 32$ bits | - | - | - | - | - |  | - |
|  | $400 \mathrm{MHz},{ }^{1} 64$ bits | - | - | - | - | - |  | - |
| $\begin{aligned} & \hline \mathrm{PCII} / \mathrm{O} \\ & \mathrm{load}=30 \mathrm{pF} \end{aligned}$ | 33 MHz , 32 bits | - | - | 0.04 | - | - | W | - |
|  | $66 \mathrm{MHz}, 32$ bits | - | - | 0.07 | - | - | W | - |
| Local bus I/O load $=25 \mathrm{pF}$ | 167 MHz , 32 bits | - | - | 0.34 | - | - | W | - |
|  | $133 \mathrm{MHz}, 32 \mathrm{bits}$ | - | - | 0.27 | - | - | W | - |
|  | $83 \mathrm{MHz}, 32$ bits | - | - | 0.17 | - | - | W | - |
|  | $66 \mathrm{MHz}, 32$ bits | - | - | 0.14 | - | - | W | - |
|  | 50 MHz , 32 bits | - | - | 0.11 | - | - | W | - |
| TSEC I/O load $=25 \mathrm{pF}$ | MII | - | - | - | 0.01 | - | W | Multiply by number of interfaces used. |
|  | GMII or TBI | - | - | - | 0.06 | - | W |  |
|  | RGMII or RTBI | - | - | - | - | 0.04 | W |  |
| USB | 12 MHz | - | - | 0.01 | - | - | W | Multiply by 2 if using 2 ports. |
|  | 480 MHz | - | - | 0.2 | - | - | W |  |
| Other I/O |  | - | - | 0.01 | - | - | W | - |

## Note:

1. TBGA package only.

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8347E.

### 4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347E.
Table 6. CLKIN DC Timing Specifications

| Parameter | Condition | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | - | $\mathrm{V}_{\mathrm{IH}}$ | 2.7 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | - | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.4 | V |
| CLKIN input current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{OV}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| PCI_SYNC_IN input current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 0.5 \mathrm{~V}$ or <br> OV <br> DD <br> $0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{OV}$ <br> DD | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| PCI_SYNC_IN input current | $0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{OV}_{\mathrm{DD}}-0.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 50$ | $\mu \mathrm{~A}$ |

### 4.2 AC Electrical Characteristics

The primary clock source for the MPC8347E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI_CLK) AC timing specifications for the MPC8347E.

Table 7. CLKIN AC Timing Specifications

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKIN/PCI_CLK frequency | $\mathrm{f}_{\mathrm{CLKIN}}$ | - | - | 66 | MHz | 1 |
| CLKIN/PCI_CLK cycle time | $\mathrm{t}_{\mathrm{CLKIN}}$ | 15 | - | - | ns | - |
| CLKIN/PCI_CLK rise and fall time | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 0.6 | 1.0 | 2.3 | ns | 2 |
| CLKIN/PCI_CLK duty cycle | $\mathrm{t}_{\mathrm{KHK}} / \mathrm{t}_{\mathrm{CLKIN}}$ | 40 | - | 60 | $\%$ | 3 |
| CLKIN/PCI_CLK jitter | - | - | - | $\pm 150$ | ps | 4,5 |

## Notes:

1. Caution: The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.
2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V .
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The CLKIN/PCI_CLK driver's closed loop jitter bandwidth should be $<500 \mathrm{kHz}$ at -20 dB . The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8347E.

### 5.1 RESET DC Electrical Characteristics

Table 8 provides the DC electrical characteristics for the RESET pins of the MPC8347E.
Table 8. RESET Pins DC Electrical Characteristics ${ }^{1}$

| Characteristic | Symbol | Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |
| Output high voltage ${ }^{2}$ | $\mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2.4 | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V |

## Notes:

1. This table applies for pins PORESET, HRESET, SRESET, and QUIESCE.
2. HRESET and SRESET are open drain pins, thus $\mathrm{V}_{\mathrm{OH}}$ is not relevant for those pins.

### 5.2 RESET AC Electrical Characteristics

Table 9 provides the reset initialization AC timing specifications of the MPC8347E.
Table 9. RESET Initialization Timing Specifications

| Parameter/Condition | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Required assertion time of $\overline{\text { HRESET }}$ or $\overline{\text { SRESET }}$ (input) to activate reset flow | 32 | - | tPCI_SYNC_IN | 1 |
| Required assertion time of PORESET with stable clock applied to CLKIN when the MPC8347E is in PCI host mode | 32 | - | ${ }_{\text {t CLKIN }}$ | 2 |
| Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the MPC8347E is in PCI agent mode | 32 | - | tPCI_SYNC_IN | 1 |
| HRESET/SRESET assertion (output) | 512 | - | tpCl_SYNC_IN | 1 |
| $\overline{\text { HRESET }}$ negation to SRESET negation (output) | 16 | - | teCl_SYNC_IN | 1 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8347E is in PCI host mode | 4 | - | $\mathrm{t}_{\text {CLKIN }}$ | 2 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8347E is in PCI agent mode | 4 | - | tPCI_SYNC_IN | 1 |

Table 9. RESET Initialization Timing Specifications (continued)

| Parameter/Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Input hold time for POR configuration signals with respect to <br> negation of $\overline{\text { HRESET }}$ | 0 | - | ns |  |
| Time for the MPC8347E to turn off POR configuration signals <br> with respect to the assertion of HRESET | - | 4 | ns | 3 |
| Time for the MPC8347E to turn on POR configuration signals <br> with respect to the negation of $\overline{\text { HRESET }}$ | 1 | - | tPCI_SYNC_IN | 1,3 |

## Notes:

1. $\mathrm{t}_{\text {PCI_SYNC_IN }}$ is the clock period of the input clock applied to PCI_SYNC_IN. In PCI host mode, the primary clock is applied to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the MPC8349E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Family Reference Manual.
2. $\mathrm{t}_{\text {CLKIN }}$ is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the MPC8349E PowerQUICC ${ }^{\text {M }}$ II Pro Integrated Host Processor Family Reference Manual.
3. POR configuration signals consist of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.

Table 10 lists the PLL and DLL lock times.
Table 10. PLL and DLL Lock Times

|  | Parameter/Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Notes |  |  |  |  |
| PLL lock times | - | 100 | $\mu \mathrm{~s}$ |  |
| DLL lock times | 7680 | 122,880 | csb_clk cycles | 1,2 |

## Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The csb_clk is determined by the CLKIN and system PLL ratio. See Section 19, "Clocking."

## 6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8347E.

## NOTE

The information in this document is accurate for revision 1.1 silicon and earlier. For information on revision 3.0 silicon and earlier versions see the MPC8347EA PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications. See Section 23.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

### 6.1 DDR SDRAM DC Electrical Characteristics

Table 11 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8347E.

Table 11. DDR SDRAM DC Electrical Characteristics

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/O supply voltage | $\mathrm{GV}_{\text {DD }}$ | 2.375 | 2.625 | V | 1 |
| I/O reference voltage | MV REF | $0.49 \times \mathrm{GV}_{\text {DD }}$ | $0.51 \times \mathrm{GV}_{\text {DD }}$ | V | 2 |
| I/O termination voltage | $\mathrm{V}_{T T}$ | MV $\mathrm{REF}^{-0.04}$ | $\mathrm{MV}_{\text {REF }}+0.04$ | V | 3 |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $M V_{\text {REF }}+0.18$ | $\mathrm{GV}_{\mathrm{DD}}+0.3$ | V |  |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 | MV $\mathrm{REF}^{-0.18}$ | V |  |
| Output leakage current | $\mathrm{l}_{\mathrm{OZ}}$ | -10 | 10 | $\mu \mathrm{A}$ | 4 |
| Output high current ( $\mathrm{V}_{\text {OUT }}=1.95 \mathrm{~V}$ ) | IOH | -15.2 | - | mA |  |
| Output low current ( $\mathrm{V}_{\text {OUT }}=0.35 \mathrm{~V}$ ) | $\mathrm{l}_{\mathrm{OL}}$ | 15.2 | - | mA |  |
| $\mathrm{MV} \mathrm{V}_{\text {REF }}$ input leakage current | IVREF | - | 5 | $\mu \mathrm{A}$ |  |

## Notes:

1. $\mathrm{GV}_{\mathrm{DD}}$ is expected to be within 50 mV of the DRAM $G V_{D D}$ at all times.
2. $M V_{R E F}$ is expected to be equal to $0.5 \times G V_{D D}$, and to track $G V_{D D} D C$ variations as measured at the receiver. Peak-to-peak noise on $M V_{\text {REF }}$ may not exceed $\pm 2 \%$ of the DC value.
3. $\mathrm{V}_{\mathrm{TT}}$ is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to $\mathrm{MV}_{\text {REF }}$. This rail should track variations in the DC level of $\mathrm{MV}_{\text {REF }}$.
4. Output leakage is measured with all outputs disabled, $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{GV}_{\mathrm{DD}}$.

Table 12 provides the DDR capacitance.
Table 12. DDR SDRAM Capacitance

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/output capacitance: DQ, DQS | $\mathrm{C}_{I O}$ | 6 | 8 | pF | 1 |
| Delta input/output capacitance: DQ, DQS | $\mathrm{C}_{\text {DIO }}$ | - | 0.5 | pF | 1 |

Note:

1. This parameter is sampled. $G V_{D D}=2.5 \mathrm{~V} \pm 0.125 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OUT}}=\mathrm{GV}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{OUT}}$ (peak-to-peak) $=0.2 \mathrm{~V}$.

### 6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

### 6.2.1 DDR SDRAM Input AC Timing Specifications

Table 13 provides the input AC timing specifications for the DDR SDRAM interface.
Table 13. DDR SDRAM Input AC Timing Specifications
At recommended operating conditions with $\mathrm{GV}_{\mathrm{DD}}$ of $2.5 \mathrm{~V} \pm 5 \%$.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| AC input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | $\mathrm{MV}_{\mathrm{REF}}-0.31$ | V |  |
| AC input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{MV}_{\mathrm{REF}}+0.31$ | $\mathrm{GV}_{\mathrm{DD}}+0.3$ | V |  |
| MDQS—MDQ/MECC input skew per byte | $\mathrm{t}_{\mathrm{DISKEW}}$ | - |  | ps | 1 |
|  | 333 MHz |  |  | 750 |  |
|  | 266 MHz |  |  | 1125 |  |

## Note:

1. Maximum possible skew between a data strobe (MDQS[ $n$ ]) and any corresponding bit of data (MDQ[8n $+\{0 \ldots 7\}$ ] if $0<=n<=7$ ) or ECC (MECC[\{0...7\}] if $n=8$ ).

### 6.2.2 DDR SDRAM Output AC Timing Specifications

Table 14 and Table 15 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface.

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode
At recommended operating conditions with $\mathrm{GV}_{\mathrm{DD}}$ of $2.5 \mathrm{~V} \pm 5 \%$.

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MCK[n] cycle time, (MCK[n]/ $\overline{\text { MCK }}[\mathrm{n}]$ crossing) | $\mathrm{t}_{\text {MCK }}$ | 6 | 10 | ns | 2 |
| Skew between any MCK to ADDR/CMD $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $\mathrm{t}_{\text {AOSKEW }}$ | $\begin{aligned} & -1000 \\ & -1100 \\ & -1200 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \\ & 400 \end{aligned}$ | ps | 3 |
| ADDR/CMD output setup with respect to MCK $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHAS }}$ | $\begin{gathered} 2.8 \\ 3.45 \\ 4.6 \end{gathered}$ | - | ns | 4 |
| ADDR/CMD output hold with respect to MCK $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHAX }}$ | $\begin{gathered} 2.0 \\ 2.65 \\ 3.8 \end{gathered}$ | - | ns | 4 |
| $\overline{\mathrm{MCS}}(\mathrm{n})$ output setup with respect to MCK $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHCS }}$ | $\begin{gathered} 2.8 \\ 3.45 \\ 4.6 \end{gathered}$ | - | ns | 4 |
| $\overline{\mathrm{MCS}}(\mathrm{n})$ output hold with respect to MCK $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHCX }}$ | $\begin{gathered} 2.0 \\ 2.65 \\ 3.8 \end{gathered}$ | - | ns | 4 |
| MCK to MDQS $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHM }}$ | $\begin{aligned} & -0.9 \\ & -1.1 \\ & -1.2 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 0.6 \end{aligned}$ | ns | 5 |
| MDQ/MECC/MDM output setup with respect to MDQS $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | tDDKHDS, tDDKLDS | $\begin{gathered} 900 \\ 900 \\ 1200 \end{gathered}$ | - | ps | 6 |
| MDQ/MECC/MDM output hold with respect to MDQS $\begin{aligned} & 333 \mathrm{MHz} \\ & 266 \mathrm{MHz} \\ & 200 \mathrm{MHz} \end{aligned}$ | $t_{\text {DDKHDX, }}$ tDDKLDX | $\begin{gathered} 900 \\ 900 \\ 1200 \end{gathered}$ | - | ps | 6 |

MPC8347E PowerQUICC ${ }^{\text {M }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued) At recommended operating conditions with $\mathrm{GV}_{\mathrm{DD}}$ of $2.5 \mathrm{~V} \pm 5 \%$.

| Parameter | Symbol $^{1}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MDQS preamble start | $\mathrm{t}_{\text {DDKHMP }}$ | $-0.25 \times \mathrm{t}_{\text {MCK }}-0.9$ | $-0.25 \times \mathrm{t}_{\text {MCK }}+0.3$ | ns | 7 |
| MDQS epilogue end | $\mathrm{t}_{\text {DDKLME }}$ | -0.9 | 0.3 | ns | 7 |

## Notes:

1. The symbols used for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $t_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock ( KH or KL ) until the output went invalid ( AX or DX ). For example, $t_{\text {DDKHAS }}$ symbolizes DDR timing (DD) for the time $t_{M C K}$ memory clock reference $(\mathrm{K})$ goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, $\mathrm{t}_{\text {DDKLDX }}$ symbolizes DDR timing (DD) for the time $\mathrm{t}_{\mathrm{MCK}}$ memory clock reference $(\mathrm{K})$ goes low (L) until data outputs ( D ) are invalid (X) or data output hold time.
2. All MCK/ $\overline{M C K}$ referenced measurements are made from the crossing of the two signals $\pm 0.1 \mathrm{~V}$.
3. In the source synchronous mode, MCK/ $\overline{M C K}$ can be shifted in $1 / 4$ applied cycle increments through the clock control register. For the skew measurements referenced for $t_{\text {AOSKEW }}$ it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
4. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, $\overline{M C S}$, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
5. Note that $\mathrm{t}_{\text {DDKHMH }}$ follows the symbol conventions described in note 1. For example, $\mathrm{t}_{\text {DDKHMH }}$ describes the DDR timing (DD) from the rising edge of the MCK( $n$ ) clock (KH) until the MDQS signal is valid (MH). t $\mathrm{t}_{\text {DDKHMH }}$ can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. In source synchronous mode, this will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the MPC8349E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Family Reference Manual, for a description and understanding of the timing modifications enabled by use of these bits.
6. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8347E.
7. All outputs are referenced to the rising edge of $\operatorname{MCK}(n)$ at the pins of the MPC8347E. Note that tDDKHMP follows the symbol conventions described in note 1.

Figure 4 shows the DDR SDRAM output timing for address skew with respect to any MCK.


Figure 4. Timing Diagram for $\mathrm{t}_{\text {AOSKEW }}$ Measurement

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Figure 5 provides the AC test load for the DDR bus.


Figure 5. DDR AC Test Load
Table 15 shows the DDR SDRAM measurement conditions.
Table 15. DDR SDRAM Measurement Conditions

|  | Symbol | DDR | Unit |
| :--- | :---: | :---: | :---: |
| Notes |  |  |  |
| $\mathrm{V}_{\text {TH }}$ | $\mathrm{MV}_{\text {REF }} \pm 0.31 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\text {OUT }}$ | $0.5 \times \mathrm{GV}_{\mathrm{DD}}$ | V | 2 |

## Notes:

1. Data input threshold measurement point.
2. Data output measurement point.

Figure 6 shows the DDR SDRAM output timing diagram for source synchronous mode.


Figure 6. DDR SDRAM Output Timing Diagram for Source Synchronous Mode
Table 16 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the
system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Table 16. Expected Delays for Address/Command

| Load | Delay | Unit |
| :--- | :---: | :---: |
| 4 devices $(12 \mathrm{pF})$ | 3.0 | ns |
| 9 devices $(27 \mathrm{pF})$ | 3.6 | ns |
| 36 devices $(108 \mathrm{pF})+40 \mathrm{pF}$ compensation capacitor | 5.0 | ns |
| 36 devices $(108 \mathrm{pF})+80 \mathrm{pF}$ compensation capacitor | 5.2 | ns |

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8347E.

### 7.1 DUART DC Electrical Characteristics

Table 17 provides the DC electrical characteristics for the DUART interface of the MPC8347E.
Table 17. DUART DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |
| Input current $\left(0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 2 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 5$ | $\mu \mathrm{~A}$ |
| High-level output voltage, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{OV}_{\mathrm{DD}}-0.2$ | - | V |
| Low-level output voltage, $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.2 | V |

### 7.2 DUART AC Electrical Specifications

Table 18 provides the AC timing parameters for the DUART interface of the MPC8347E.
Table 18. DUART AC Timing Specifications

|  | Parameter | Value | Unit |
| :--- | :---: | :---: | :---: |
| Notes |  |  |  |
| Minimum baud rate | 256 | baud |  |
| Maximum baud rate | $>1,000,000$ | baud | 1 |
| Oversample rate | 16 | - | 2 |

## Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.
2. The middle of a start bit is detected as the $8^{\text {th }}$ sampled 0 after the 1 -to- 0 transition of the start bit. Subsequent bit values are sampled each $16^{\text {th }}$ sample.

## 8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

### 8.1 Three-Speed Ethernet Controller (TSEC)— GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to the gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V , and the RGMII and RTBI interfaces can operate at 3.3 or 2.5 V . The RGMII and RTBI interfaces follow the Hewlett-Packard Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

### 8.1.1 TSEC DC Electrical Characteristics

All GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 19 and Table 20. The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a $3.6-\mathrm{V}$ supply driving $\mathrm{V}_{\mathrm{OH}}$ into a RGMII receiver powered from a $2.5-\mathrm{V}$ supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a $2.5-\mathrm{V}$ CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 19. GMII/TBI and MII DC Electrical Characteristics

| Parameter | Symbol | Conditions |  | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage 3.3 V | $\mathrm{LV}_{\mathrm{DD}}{ }^{2}$ | - |  | 2.97 | 3.63 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | 2.40 | $\mathrm{LV}_{\mathrm{DD}}+0.3$ | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | GND | 0.50 | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2.0 | $\mathrm{LV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | -0.3 | 0.90 | V |
| Input high current | $\mathrm{I}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{IN}}{ }^{1}=\mathrm{LV}_{\mathrm{DD}}$ | - | 40 | $\mu \mathrm{~A}$ |
| Input low current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}{ }^{1}=\mathrm{GND}$ | -600 | - | $\mu \mathrm{A}$ |  |

## Notes:

1. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV}_{\mathrm{IN}^{\prime}}$ symbol referenced in Table 1 and Table 2.
2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the OV ${ }_{\text {DD }}$ supply.

Table 20. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

| Parameters | Symbol | Conditions |  | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage 2.5 V | $\mathrm{LV}_{\mathrm{DD}}$ | - |  | 2.37 | 2.63 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | 2.00 | $\mathrm{LV}_{\mathrm{DD}}+0.3$ | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | $\mathrm{GND}-0.3$ | 0.40 | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | LV |  |  |  |
| Input low voltage $=\mathrm{Min}$ | 1.7 | LV |  |  |  |  |
| Input high current | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | V |  |  |  |
| Input low current | $\mathrm{I}_{\mathrm{IH}}$ |  | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | -0.3 | 0.70 | V |

## Note:

1. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV}_{\mathrm{IN}}$ symbol referenced in Table 1 and Table 2.

### 8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

### 8.2.1 GMII Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

### 8.2.1.1 GMII Transmit AC Timing Specifications

Table 21 provides the GMII transmit AC timing specifications.
Table 21. GMII Transmit AC Timing Specifications
At recommended operating conditions with $L V_{D D} / \mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol $^{1}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| GTX_CLK clock period | $\mathrm{t}_{\mathrm{GTX}}$ | - | 8.0 | - | ns |
| GTX_CLK duty cycle | $\mathrm{t}_{\mathrm{GTXH}} / \mathrm{t}_{\mathrm{GTX}}$ | 43.75 | - | 56.25 | $\%$ |
| GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay | $\mathrm{t}_{\mathrm{GTKHDX}}$ | 0.5 | - | 5.0 | ns |
| GTX_CLK clock rise time, $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})$ to $\mathrm{V}_{\mathrm{IH}}(\mathrm{max})$ | $\mathrm{t}_{\mathrm{GTXR}}$ | - | - | 1.0 | ns |
| GTX_CLK clock fall time, $\mathrm{V}_{\mathrm{IH}}(\max )$ to $\mathrm{V}_{\mathrm{IL}}(\min )$ | $\mathrm{t}_{\mathrm{GTXF}}$ | - | - | 1.0 | ns |
| GTX_CLK125 clock period | $\mathrm{t}_{\mathrm{G} 125}{ }^{2}$ | - | 8.0 | - | ns |
| GTX_CLK125 reference clock duty cycle measured at $\mathrm{LV}_{\mathrm{DD}} / 2$ | $\mathrm{t}_{\mathrm{G} 125 \mathrm{H}} / \mathrm{t}_{\mathrm{G} 125}$ | 45 | - | 55 | $\%$ |

## Notes:

1. The symbols for timing specifications follow the pattern $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {GTKHDV }}$ symbolizes GMII transmit timing (GT) with respect to the $t_{G T X}$ clock reference $(\mathrm{K})$ going to the high state $(\mathrm{H})$ relative to the time date input signals (D) reaching
 reference $(\mathrm{K})$ going to the high state $(\mathrm{H})$ relative to the time date input signals (D) going invalid $(\mathrm{X})$ or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of $\mathrm{t}_{\mathrm{GTX}}$ represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This symbol represents the external GTX_CLK125 signal and does not follow the original symbol naming convention.

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Figure 7 shows the GMII transmit AC timing diagram.


Figure 7. GMII Transmit AC Timing Diagram

### 8.2.1.2 GMII Receive AC Timing Specifications

Table 22 provides the GMII receive AC timing specifications.
Table 22. GMII Receive AC Timing Specifications
At recommended operating conditions with $\mathrm{LV}_{\mathrm{DD}} / \mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RX_CLK clock period | $\mathrm{t}_{\mathrm{GRX}}$ | - | 8.0 | - | ns |
| RX_CLK duty cycle | $\mathrm{t}_{\mathrm{GRXH}} / \mathrm{t}_{\mathrm{GRX}}$ | 40 | - | 60 | $\%$ |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | $\mathrm{t}_{\mathrm{GRDVKH}}$ | 2.0 | - | - | ns |
| $R X D[7: 0], R X \_D V, R X \_E R$ hold time to $R X \_C L K$ | $\mathrm{t}_{\mathrm{GRDXKH}}$ | 0.5 | - | - | ns |
| $R X \_C L K$ clock rise, $\mathrm{V}_{\mathrm{IL}}(\min )$ to $\mathrm{V}_{\mathrm{IH}}(\max )$ | $\mathrm{t}_{\mathrm{GRXR}}$ | - | - | 1.0 | ns |
| $R X \_C L K$ clock fall time, $\mathrm{V}_{\mathrm{IH}}(\max )$ to $\mathrm{V}_{\mathrm{IL}}(\min )$ | $\mathrm{t}_{\mathrm{GRXF}}$ | - | - | 1.0 | ns |

## Note:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two }}$ letters of functional block)(reference)(state)(signal)(state) for outputs. For example, $\mathrm{t}_{\text {GRDVKH }}$ symbolizes GMII receive timing $(G R)$ with respect to the time data input signals $(\mathrm{D})$ reaching the valid state $(\mathrm{V})$ relative to the $t_{R X}$ clock reference (K) going to the high state $(\mathrm{H})$ or setup time. Also, $\mathrm{t}_{\text {GRDXKL }}$ symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid $(X)$ relative to the $t_{G R X}$ clock reference $(K)$ going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of $t_{\text {GRX }}$ represents the GMII $(G)$ receive $(R X)$ clock. For rise and fall times, the latter convention is used with the appropriate letter: $R$ (rise) or $F$ (fall).

Figure 8 shows the GMII receive AC timing diagram.


Figure 8. GMII Receive AC Timing Diagram

### 8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.
Table 23. MII Transmit AC Timing Specifications
At recommended operating conditions with $\mathrm{LV} \mathrm{DD}_{\mathrm{DD}} / \mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol $^{1}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| TX_CLK clock period 10 Mbps | $\mathrm{t}_{\mathrm{MTX}}$ | - | 400 | - | ns |
| TX_CLK clock period 100 Mbps | $\mathrm{t}_{\mathrm{MTX}}$ | - | 40 | - | ns |
| TX_CLK duty cycle | $\mathrm{t}_{\text {MTXH }} \mathrm{t}_{\mathrm{MTX}}$ | 35 | - | 65 | $\%$ |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | $\mathrm{t}_{\text {MTKHDX }}$ | 1 | 5 | 15 | ns |
| TX_CLK data clock rise $\mathrm{V}_{\mathrm{IL}}(\min )$ to $\mathrm{V}_{\mathrm{IH}}(\max )$ | $\mathrm{t}_{\mathrm{MTXR}}$ | 1.0 | - | 4.0 | ns |
| TX_CLK data clock fall $\mathrm{V}_{\mathrm{IH}}(\max )$ to $\mathrm{V}_{\mathrm{IL}}(\min )$ | $\mathrm{t}_{\mathrm{MTXF}}$ | 1.0 | - | 4.0 | ns |

## Note:

1. The symbols for timing specifications follow the pattern of $\mathrm{t}_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {MTKHDX }}$ symbolizes MII transmit timing (MT) for the time $t_{\text {MTX }}$ clock reference $(\mathrm{K})$ going high $(\mathrm{H})$ until data outputs ( D ) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of $\mathrm{t}_{\mathrm{MTX}}$ represents the $\mathrm{MII}(\mathrm{M})$ transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: $R$ (rise) or $F$ (fall).

Figure 9 shows the MII transmit AC timing diagram.


Figure 9. MII Transmit AC Timing Diagram

### 8.2.2.2 MII Receive AC Timing Specifications

Table 24 provides the MII receive AC timing specifications.
Table 24. MII Receive AC Timing Specifications
At recommended operating conditions with $L V_{D D} / \mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol ${ }^{1}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RX_CLK clock period 10 Mbps | $\mathrm{t}_{\text {MRX }}$ | - | 400 | - | ns |
| RX_CLK clock period 100 Mbps | $\mathrm{t}_{\text {MRX }}$ | - | 40 | - | ns |
| RX_CLK duty cycle | $\mathrm{t}_{\text {MRXH }} / \mathrm{t}_{\text {MRX }}$ | 35 | - | 65 | \% |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | $\mathrm{t}_{\text {MRDVKH }}$ | 10.0 | - | - | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | $\mathrm{t}_{\text {MRDXKH }}$ | 10.0 | - | - | ns |
| RX_CLK clock rise $\mathrm{V}_{\mathrm{IL}}(\min )$ to $\mathrm{V}_{\mathrm{IH}}(\max )$ | $\mathrm{t}_{\text {MRXR }}$ | 1.0 | - | 4.0 | ns |
| RX_CLK clock fall time $\mathrm{V}_{\mathrm{IH}}(\max )$ to $\mathrm{V}_{\mathrm{IL}}(\min )$ | $\mathrm{t}_{\text {MRXF }}$ | 1.0 | - | 4.0 | ns |

## Note:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $t_{\text {(first two }}$ letters of functional block)(reference)(state)(signal)(state) for outputs. For example, $\mathrm{t}_{\text {MRDVKH }}$ symbolizes MII receive timing (MR) with respect to the time data input signals ( D ) reach the valid state ( V ) relative to the $\mathrm{t}_{\mathrm{MRX}}$ clock reference ( K ) going to the high $(\mathrm{H})$ state or setup time. Also, $\mathrm{t}_{\text {MRDXKL }}$ symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid $(X)$ relative to the $t_{M R X}$ clock reference $(K)$ going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular functionl. For example, the subscript of $t_{\text {MRX }}$ represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: $R$ (rise) or $F$ (fall).

Figure 10 provides the AC test load for TSEC.


Figure 10. TSEC AC Test Load

Figure 11 shows the MII receive AC timing diagram.


Figure 11. MII Receive AC Timing Diagram

### 8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

### 8.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.
Table 25. TBI Transmit AC Timing Specifications
At recommended operating conditions with $\mathrm{LV}_{\mathrm{DD}} / \mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| GTX_CLK clock period | $\mathrm{t}_{\text {TTX }}$ | - | 8.0 | - | ns |
| GTX_CLK duty cycle | $\mathrm{t}_{\text {TTXH }} / \mathrm{t}_{\mathrm{TTX}}$ | 40 | - | 60 | $\%$ |
| GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay | $\mathrm{t}_{\text {TTKHDX }}$ | 1.0 | - | 5.0 | ns |
| GTX_CLK clock rise, $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})$ to $\mathrm{V}_{\mathrm{IH}}(\mathrm{max})$ | $\mathrm{t}_{\mathrm{TTXR}}$ | - | - | 1.0 | ns |
| GTX_CLK clock fall time, $\mathrm{V}_{\mathrm{IH}}(\mathrm{max})$ to $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})$ | $\mathrm{t}_{\mathrm{TTXF}}$ | - | - | 1.0 | ns |
| GTX_CLK125 reference clock period | $\mathrm{t}_{\mathrm{G} 125}{ }^{2}$ | - | 8.0 | - | ns |
| GTX_CLK125 reference clock duty cycle | $\mathrm{t}_{\mathrm{G} 125 \mathrm{H}} / \mathrm{t}_{\mathrm{G} 125}$ | 45 | - | 55 | ns |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two }}$ letters of functional block)(reference)(state)(signal)(state) for outputs. For example, $\mathrm{t}_{\text {TTKHDV }}$ symbolizes the TBI transmit timing (TT) with respect to the time from $t_{T T X}(\mathrm{~K})$ going high $(\mathrm{H})$ until the referenced data signals $(\mathrm{D})$ reach the valid state $(\mathrm{V})$ or setup time. Also, $\mathrm{t}_{T T K H D X}$ symbolizes the TBI transmit timing (TT) with respect to the time from $\mathrm{t}_{T T X}(\mathrm{~K})$ going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of $\mathrm{t}_{\text {TTX }}$ represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention

Figure 12 shows the TBI transmit AC timing diagram.


Figure 12. TBI Transmit AC Timing Diagram

### 8.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.
Table 26. TBI Receive AC Timing Specifications
At recommended operating conditions with $L V_{D D} / \mathrm{VV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PMA_RX_CLK clock period | $\mathrm{t}_{\text {TRX }}$ |  | 16.0 |  | ns |
| PMA_RX_CLK skew | $\mathrm{t}_{\text {SKTRX }}$ | 7.5 | - | 8.5 | ns |
| RX_CLK duty cycle | $\mathrm{t}_{\text {TRXH }} / \mathrm{t}_{\text {TRX }}$ | 40 | - | 60 | $\%$ |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising <br> PMA_RX_CLK | $\mathrm{t}_{\text {TRDVKH }}{ }^{2}$ | 2.5 | - | - | ns |
| RXD[7:0], RX_DV, RX_ER <br> PMA_RX_CLK | $\mathrm{t}_{\text {TRDXKH }}{ }^{2}$ | 1.5 | - | - | ns |
| RX_CLK clock rise time $\mathrm{V}_{\mathrm{IL}}(\min )$ to $\mathrm{V}_{\mathrm{IH}}(\max )$ | hold time to rising | $\mathrm{t}_{\text {TRXR }}$ | 0.7 | - | 2.4 |
| RX_CLK clock fall time $\mathrm{V}_{\mathrm{IH}}(\max )$ to $\mathrm{V}_{\mathrm{IL}}(\min )$ | $\mathrm{t}_{\text {TRXF }}$ | 0.7 | - | 2.4 | ns |

## Note:

1. The symbols for timing specifications follow the pattern of $\mathrm{t}_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {TRDVKH }}$ symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the $\mathrm{t}_{\text {TRX }}$ clock reference (K) going to the high (H) state or setup time. Also, $\mathrm{t}_{\text {TRDXKH }}$ symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the $\mathrm{t}_{\text {TRX }}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of $t_{\text {TRX }}$ represents the TBI ( $T$ ) receive ( RX ) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

Figure 13 shows the TBI receive AC timing diagram.


Figure 13. TBI Receive AC Timing Diagram

### 8.2.4 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.
Table 27. RGMII and RTBI AC Timing Specifications
At recommended operating conditions with $\mathrm{LV}_{\mathrm{DD}}$ of $2.5 \mathrm{~V} \pm 5 \%$.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Data to clock output skew (at transmitter) | $\mathrm{t}_{\text {SKRGT }}$ | -0.5 | - | 0.5 | ns |
| Data to clock input skew (at receiver) ${ }^{2}$ | $\mathrm{t}_{\text {SKRGT }}$ | 1.0 | - | 2.8 | ns |
| Clock cycle duration $^{3}$ | $\mathrm{t}_{\text {RGT }}$ | 7.2 | 8.0 | 8.8 | ns |
| Duty cycle for 1000Base-T ${ }^{4,5}$ | $\mathrm{t}_{\text {RGTH }} / \mathrm{t}_{\mathrm{RGT}}$ | 45 | 50 | 55 | $\%$ |
| Duty cycle for 10BASE-T and 100BASE-TX ${ }^{3,5}$ | $\mathrm{t}_{\text {RGTH }} / \mathrm{t}_{\mathrm{RGT}}$ | 40 | 50 | 60 | $\%$ |
| Rise time (20\%-80\%) | $\mathrm{t}_{\text {RGTR }}$ | - | - | 0.75 | ns |
| Fall time (20\%-80\%) | $\mathrm{t}_{\text {RGTF }}$ | - | - | 0.75 | ns |
| GTX_CLK125 reference clock period | $\mathrm{t}_{\text {G12 }}{ }^{6}$ | - | 8.0 | - | ns |
| GTX_CLK125 reference clock duty cycle | $\mathrm{t}_{\mathrm{G} 125 \mathrm{H}} / \mathrm{t}_{\mathrm{G} 125}$ | 47 | - | 53 | $\%$ |

## Notes:

1. In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of $t_{R G T}$ represents the $T B I(T)$ receive $(R X)$ clock. Also, the notation for rise ( $R$ ) and fall ( $F$ ) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).
2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
3. For 10 and 100 Mbps , $\mathrm{t}_{\mathrm{RGT}}$ scales to $400 \mathrm{~ns} \pm 40 \mathrm{~ns}$ and $40 \mathrm{~ns} \pm 4 \mathrm{~ns}$, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three $t_{R G T}$ of the lowest speed transitioned.
5. Duty cycle reference is $\mathrm{LV}_{\mathrm{DD}} / 2$.
6. This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.

## Ethernet: Three-Speed Ethernet, MII Management

Figure 14 shows the RBMII and RTBI AC timing and multiplexing diagrams.


Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

### 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC)GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V . The DC electrical characteristics for MDIO and MDC are provided in Table 28 and Table 29.

Table 28. MII Management DC Electrical Characteristics Powered at 2.5 V

| Parameter | Symbol | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (2.5 V) | LV ${ }_{\text {DD }}$ | - |  | 2.37 | 2.63 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $L V_{\text {DD }}=\mathrm{Min}$ | 2.00 | $\mathrm{LV}_{\mathrm{DD}}+0.3$ | V |
| Output low voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | $L V_{\text {DD }}=\mathrm{Min}$ | GND - 0.3 | 0.40 | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | 1.7 | - | V |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | - | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | -0.3 | 0.70 | V |
| Input high current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}{ }^{1}=L \mathrm{~V}_{\text {DD }}$ |  | - | 10 | $\mu \mathrm{A}$ |
| Input low current |  | $\mathrm{V}_{\mathrm{IN}}=L \mathrm{~V}_{\mathrm{DD}}$ |  | -15 | - | $\mu \mathrm{A}$ |

Note:

1. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV}_{\mathrm{IN}}$ symbol referenced in Table 1 and Table 2.

Table 29. MII Management DC Electrical Characteristics Powered at 3.3 V

| Parameter | Symbol | Conditions |  | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (3.3 V) | $\mathrm{LV}_{\mathrm{DD}}$ | - |  | 2.97 | 3.63 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | 2.10 | $\mathrm{LV}_{\mathrm{DD}}+0.3$ | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Min}$ | GND | 0.50 | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - |  | 2.00 | - | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - |  | - | 0.80 | V |
| Input high current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{LV}_{\mathrm{DD}}=\operatorname{Max}$ | $\mathrm{V}_{\mathrm{IN}}{ }^{1}=2.1 \mathrm{~V}$ | - | 40 | $\mu \mathrm{~A}$ |
| Input low current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{LV}_{\mathrm{DD}}=\operatorname{Max}$ | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ | -600 | - | $\mu \mathrm{A}$ |

## Note:

1. The symbol $\mathrm{V}_{\mathbb{I N}}$, in this case, represents the $\mathrm{LV}_{\mathrm{IN}^{\prime}}$ symbol referenced in Table 1 and Table 2.

### 8.3.2 MII Management AC Electrical Specifications

Table 30 provides the MII management AC timing specifications.
Table 30. MII Management AC Timing Specifications
At recommended operating conditions with $L V_{D D}$ is $3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \%$.

| Parameter/Condition | Symbol $^{1}$ | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MDC frequency | $\mathrm{f}_{\text {MDC }}$ | - | 2.5 | - | MHz | 2 |
| MDC period | $\mathrm{t}_{\text {MDC }}$ | - | 400 | - | ns |  |
| MDC clock pulse width high | $\mathrm{t}_{\text {MDCH }}$ | 32 | - | - | ns |  |
| MDC to MDIO delay | $\mathrm{t}_{\text {MDKHDX }}$ | 10 | - | 170 | ns | 3 |
| MDIO to MDC setup time | $\mathrm{t}_{\text {MDDVKH }}$ | 5 | - | - | ns |  |
| MDIO to MDC hold time | $\mathrm{t}_{\text {MDDXKH }}$ | 0 | - | - | ns |  |
| MDC rise time | $\mathrm{t}_{\text {MDCR }}$ | - | - | 10 | ns |  |
| MDC fall time | $\mathrm{t}_{\text {MDHF }}$ | - | - | 10 | ns |  |

## Notes:

1. The symbols for timing specifications follow the pattern of $\mathrm{t}_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs
 timing (MD) for the time $\mathrm{t}_{\text {MDC }}$ from clock reference $(\mathrm{K})$ high $(\mathrm{H})$ until data outputs ( D ) are invalid $(\mathrm{X})$ or data hold time. Also, $t_{\text {MDDVKH }}$ symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the $t_{M D C}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz , the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz ; for a csb_clk of 375 MHz , the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz ).
3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz , the delay is 70 ns and for a csb_clk of 333 MHz , the delay is 58 ns ).

Figure 15 shows the MII management AC timing diagram.


Figure 15. MII Management Interface Timing Diagram

## 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8347E.

### 9.1 USB DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the USB interface.
Table 31. USB DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 5$ | $\mu \mathrm{~A}$ |
| High-level output voltage, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{OV}_{\mathrm{DD}}-0.2$ | - | V |
| Low-level output voltage, $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.2 | V |

### 9.2 USB AC Electrical Specifications

Table 32 describes the general timing parameters of the USB interface of the MPC8347E.
Table 32. USB General Timing Parameters

| Parameter | Symbol $^{1}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| USB clock cycle time | $\mathrm{t}_{\text {USCK }}$ | 15 | - | ns | $2-5$ |
| Input setup to USB clock—all inputs | $\mathrm{t}_{\text {USIVKH }}$ | 4 | - | ns | $2-5$ |
| Input hold to USB clock—all inputs | $\mathrm{t}_{\text {USIXKH }}$ | 1 | - | ns | $2-5$ |
| USB clock to output valid—all outputs | $\mathrm{t}_{\text {USKHOV }}$ | - | 7 | ns | $2-5$ |
| Output hold from USB clock—all outputs | $\mathrm{t}_{\text {USKHOX }}$ | 2 | - | ns | $2-5$ |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(First two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(First two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, tUSIXKH $^{\text {Symbolizes USB timing (US) for }}$ the input (I) to go invalid $(\mathrm{X})$ with respect to the time the USB clock reference $(\mathrm{K})$ goes high (H). Also, tuskhox symbolizes USB timing (US) for the USB clock reference $(\mathrm{K})$ to go high $(\mathrm{H})$, with respect to the output $(\mathrm{O})$ going invalid (X) or output hold time.
2. All timings are in reference to USB clock.
3. All signals are measured from $\mathrm{OV}_{\mathrm{DD}} / 2$ of the rising edge of the USB clock to $0.4 \times \mathrm{OV}_{\mathrm{DD}}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. For active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Figure 16 and Figure 17 provide the AC test load and signals for the USB, respectively.


Figure 16. USB AC Test Load


Figure 17. USB Signals

## 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

### 10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.
Table 33. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 5$ | $\mu \mathrm{~A}$ |
| High-level output voltage, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{OV}_{\mathrm{DD}}-0.2$ | - | V |
| Low-level output voltage, $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.2 | V |

### 10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.
Table 34. Local Bus General Timing Parameters-DLL On

| Parameter | Symbol $^{1}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Local bus cycle time | $\mathrm{t}_{\text {LBK }}$ | 7.5 | - | ns | 2 |
| Input setup to local bus clock (except LUPWAIT) | $\mathrm{t}_{\text {LBIVKH1 }}$ | 1.5 | - | ns | 3,4 |
| LUPWAIT input setup to local bus clock | $\mathrm{t}_{\text {LBIVKH2 }}$ | 2.2 | - | ns | 3,4 |
| Input hold from local bus clock (except LUPWAIT) | $\mathrm{t}_{\text {LBIXKH1 }}$ | 1.0 | - | ns | 3,4 |
| LUPWAIT Input hold from local bus clock | $\mathrm{t}_{\text {LBIXKH2 }}$ | 1.0 | - | ns | 3,4 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT1 }}$ | 1.5 | - | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT2 }}$ | 3 | - | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT3 }}$ | 2.5 | - | ns | 7 |
| Local bus clock to LALE rise | $\mathrm{t}_{\text {LBKHLR }}$ | - | 4.5 | ns |  |
| Local bus clock to output valid (except LAD/LDP and LALE) | $\mathrm{t}_{\text {LBKHOV1 }}$ | - | 4.5 | ns |  |
| Local bus clock to data valid for LAD/LDP | $\mathrm{t}_{\text {LBKHOV2 }}$ | - | 4.5 | ns | 3 |
| Local bus clock to address valid for LAD | $\mathrm{t}_{\text {LBKHOV3 }}$ | - | 4.5 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | $\mathrm{t}_{\text {LBKHOX1 }}$ | 1 | - | ns | 3 |

## Local Bus

Table 34. Local Bus General Timing Parameters-DLL On (continued)

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output hold from local bus clock for LAD/LDP | tLBKHOX2 | 1 | - | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | tLBKHOZ | - | 3.8 | ns | 8 |

## Notes:

1. The symbols for timing specifications follow the pattern of $\mathrm{t}_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {LBIXKH1 }}$ symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the $\mathrm{t}_{\text {LBK }}$ clock reference $(\mathrm{K})$ goes high $(\mathrm{H})$, in this case for clock one (1). Also, $\mathrm{t}_{\text {LBKHOX }}$ symbolizes local bus timing (LB) for the $\mathrm{t}_{\text {LBK }}$ clock reference $(\mathrm{K})$ to go high ( H ), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the rising edge of LSYNC_IN.
3. All signals are measured from $\mathrm{OV}_{\mathrm{DD}} / 2$ of the rising edge of LSYNC_IN to $0.4 \times \mathrm{OV}_{\mathrm{DD}}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. $\mathrm{t}_{\mathrm{LBOTOT}}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. $\mathrm{t}_{\text {LBOTOT2 }}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. ${ }_{\text {LBOTOT3 }}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
8. For active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 35. Local Bus General Timing Parameters-DLL Bypass ${ }^{9}$

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Local bus cycle time | $\mathrm{t}_{\text {LBK }}$ | 15 | - | ns | 2 |
| Input setup to local bus clock | $\mathrm{t}_{\text {LBIVKH }}$ | 7 | - | ns | 3,4 |
| Input hold from local bus clock | $\mathrm{t}_{\text {LBIXKH }}$ | 1.0 | - | ns | 3,4 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT1 }}$ | 1.5 | - | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT2 }}$ | 3 | - | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | $\mathrm{t}_{\text {LBOTOT3 }}$ | 2.5 | - | ns | 7 |

Table 35. Local Bus General Timing Parameters-DLL Bypass ${ }^{9}$ (continued)

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Local bus clock to output valid | $\mathrm{t}_{\text {LBKHOV }}$ | - | 3 | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | $\mathrm{t}_{\text {LBKHOZ }}$ | - | 4 | ns | 8 |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, } \mathrm{t}_{\text {LBIXKH1 }} \text { symbolizes local bus timing (LB) }}$ for the input (I) to go invalid $(\mathrm{X})$ with respect to the time the $\mathrm{t}_{\text {LBK }}$ clock reference $(\mathrm{K})$ goes high $(\mathrm{H})$, in this case for clock one (1). Also, $\mathrm{t}_{\mathrm{LBKHOX}}$ symbolizes local bus timing (LB) for the $\mathrm{t}_{\mathrm{LBK}}$ clock reference $(\mathrm{K})$ to go high $(\mathrm{H})$, with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for $\overline{\text { LGTA }}$ and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
3. All signals are measured from $\mathrm{OV}_{\mathrm{DD}} / 2$ of the rising/falling edge of LCLKO to $0.4 \times \mathrm{OV}_{\mathrm{DD}}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. $\mathrm{t}_{\text {LBOTOT1 }}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. $\mathrm{t}_{\text {LBOTOT2 }}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
7. $\mathrm{t}_{\text {LBOTOT3 }}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
8. For purposes of active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz .

Figure 18 provides the AC test load for the local bus.


Figure 18. Local Bus C Test Load

## Local Bus

Figure 19 through Figure 24 show the local bus signals.


Figure 19. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)


Figure 20. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10


Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)


Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)


Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)


Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] $=4$ (DLL Enabled)

## 11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E

### 11.1 JTAG DC Electrical Characteristics

Table 36 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E.

Table 36. JTAG interface DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\mathrm{OV}_{\mathrm{DD}}-0.3$ | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2.4 | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V |

### 11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E. Table 37 provides the JTAG AC timing specifications as defined in Figure 26 through Figure 29.

Table 37. JTAG AC Timing Specifications (Independent of CLKIN) ${ }^{1}$
At recommended operating conditions (see Table 2).

| Parameter | Symbol ${ }^{2}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JTAG external clock frequency of operation | $\mathrm{f}_{\text {JTG }}$ | 0 | 33.3 | MHz |  |
| JTAG external clock cycle time | $\mathrm{t}_{\text {JTG }}$ | 30 | - | ns |  |
| JTAG external clock pulse width measured at 1.4 V | $\mathrm{t}_{\text {JTKHKL }}$ | 15 | - | ns |  |
| JTAG external clock rise and fall times | $\mathrm{t}_{\text {JTGR }}, \mathrm{t}_{\text {JTGF }}$ | 0 | 2 | ns |  |
| TRST assert time | $t_{\text {TRST }}$ | 25 | - | ns | 3 |
| Input setup times: <br> Boundary-scan data <br> TMS, TDI | $t_{J T D V K H}$ <br> $\mathrm{t}_{\text {JTIVKH }}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | - | ns | 4 |
| Input hold times: <br> Boundary-scan data <br> TMS, TDI | $t_{J T D X K H}$ <br> $t_{\text {JTIXKH }}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | - | ns | 4 |
| Valid times: <br> Boundary-scan data TDO | $t_{J T K L D V}$ <br> tJTKLOV | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | ns | 5 |

Table 37. JTAG AC Timing Specifications (Independent of CLKIN) ${ }^{1}$ (continued)
At recommended operating conditions (see Table 2).

| Parameter | Symbol ${ }^{2}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output hold times: <br> Boundary-scan data TDO | $\mathrm{t}_{\mathrm{JTKLDX}}$ <br> $\mathrm{t}_{\mathrm{JTKLOX}}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | - | ns | 5 |
| JTAG external clock to output high impedance: <br> Boundary-scan data TDO | $\mathrm{t}_{\mathrm{JTKLDZ}}$ <br> $\mathrm{t}_{\mathrm{JTKLOZ}}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{gathered} 19 \\ 9 \end{gathered}$ | ns | 5,6 |

## Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of $t_{T C L K}$ to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive $50 \Omega$ load (see Figure 25). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, } \mathrm{t}_{\text {JTDVKH }} \text { symbolizes JTAG device timing }}$ $(\mathrm{JT})$ with respect to the time data input signals ( D ) reaching the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{JTG}}$ clock reference (K) going to the high (H) state or setup time. Also, $\mathrm{t}_{\text {JTDXKH }}$ symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid $(X)$ relative to the $t_{J T G}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or $F$ (fall).
3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to $t_{\text {TCLK }}$.
5. Non-JTAG signal output timing with respect to ${ }_{\text {TCLK }}$.
6. Guaranteed by design and characterization.

Figure 25 provides the AC test load for TDO and the boundary-scan outputs of the MPC8347E.


Figure 25. AC Test Load for the JTAG Interface
Figure 26 provides the JTAG clock input timing diagram.


Figure 26. JTAG Clock Input Timing Diagram

## JTAG

Figure 27 provides the $\overline{\mathrm{TRST}}$ timing diagram.


Figure 27. TRST Timing Diagram
Figure 28 provides the boundary-scan timing diagram.


Figure 28. Boundary-Scan Timing Diagram
Figure 29 provides the test access port timing diagram.


Figure 29. Test Access Port Timing Diagram

## $12 \mathrm{I}^{2} \mathrm{C}$

This section describes the DC and AC electrical characteristics for the $I^{2} C$ interface of the MPC8347E.

## $12.1 \quad I^{2} \mathrm{C}$ DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the $I^{2} \mathrm{C}$ interface of the MPC8347E.
Table 38. $1^{2} \mathrm{C}$ DC Electrical Characteristics
At recommended operating conditions with $\mathrm{OV}_{\mathrm{DD}}$ of $3.3 \mathrm{~V} \pm 10 \%$.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage level | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{OV}_{\mathrm{DD}}$ | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |  |
| Input low voltage level | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | $0.3 \times \mathrm{OV}_{\mathrm{DD}}$ | V |  |
| Low level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | 0 | $0.2 \times \mathrm{OV}_{\mathrm{DD}}$ | V | 1 |
| Output fall time from $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ to $\mathrm{V}_{\mathrm{IL}}($ max $)$ with a bus <br> capacitance from 10 to 400 pF | $\mathrm{t}_{\mathrm{I} 2 \mathrm{KLKV}}$ | $20+0.1 \times \mathrm{C}_{\mathrm{B}}$ | 250 | ns | 2 |
| Pulse width of spikes which must be suppressed by the <br> input filter | $\mathrm{t}_{\mathrm{I} 2 \mathrm{KHKL}}$ | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between <br> $0.1 \times \mathrm{OV}_{\mathrm{DD}}$ and $0.9 \times \mathrm{OV}$ <br> $\mathrm{DD}($ max $)$ | $\mathrm{I}_{\mathrm{I}}$ | -10 | 10 | $\mu \mathrm{~A}$ | 4 |
| Capacitance for each I/O pin | $\mathrm{C}_{\mathrm{I}}$ | - | 10 | pF |  |

## Notes:

1. Output voltage (open drain or open collector) condition $=3 \mathrm{~mA}$ sink current.
2. $\mathrm{C}_{\mathrm{B}}=$ capacitance of one bus line in pF .
3. Refer to the MPC8349E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Family Reference Manual, for information on the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if $O V_{D D}$ is switched off.

## 12.2 $\quad I^{2} C$ AC Electrical Specifications

Table 39 provides the AC timing parameters for the $\mathrm{I}^{2} \mathrm{C}$ interface of the MPC8347E. Note that all values refer to $\mathrm{V}_{\mathrm{IH}}(\min )$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ levels (see Table 39).

Table 39. ${ }^{2}$ C AC Electrical Specifications

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\mathrm{I} 2 \mathrm{C}}$ | 0 | 400 | kHz |
| Low period of the SCL clock | $\mathrm{t}_{12 \mathrm{CL}}$ | 1.3 | - | $\mu \mathrm{s}$ |
| High period of the SCL clock | $\mathrm{t}_{12 \mathrm{CH}}$ | 0.6 | - | $\mu \mathrm{s}$ |
| Setup time for a repeated START condition | $\mathrm{t}_{12 S V K H}$ | 0.6 | - | $\mu \mathrm{s}$ |
| Hold time (repeated) START condition (after this period, the first clock <br> pulse is generated) | $\mathrm{t}_{12 \mathrm{SXKL}}$ | 0.6 | - | $\mu \mathrm{s}$ |
| Data setup time |  |  |  |  |
| Data hold time: | $\mathrm{t}_{12 \mathrm{DVKH}}$ | 100 | - | ns |

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 39. $I^{2} \mathrm{C}$ AC Electrical Specifications (continued)

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Rise time of both SDA and SCL signals | $\mathrm{t}_{\text {l2CR }}$ | $20+0.1 \mathrm{C}_{\mathrm{b}}{ }^{4}$ | 300 | ns |
| Fall time of both SDA and SCL signals | $\mathrm{t}_{12 \mathrm{CF}}$ | $20+0.1 \mathrm{C}_{\mathrm{b}}{ }^{4}$ | 300 | ns |
| Setup time for STOP condition | $\mathrm{t}_{12 \mathrm{PVKH}}$ | 0.6 | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and START condition | $\mathrm{t}_{12 \mathrm{KHDX}}$ | 1.3 | - | $\mu \mathrm{s}$ |
| Noise margin <br> hysteresis) | $\mathrm{V}_{\mathrm{NL}}$ | $0.1 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V |
| Noise margin <br> hysteresis) | $\mathrm{V}_{\mathrm{NH}}$ | $0.2 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference) (state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {I2DVKH }}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the $t_{12 \mathrm{C}}$ clock reference $(\mathrm{K})$ going to the high (H) state or setup time. Also, $\mathrm{t}_{\mathrm{I} 2 \mathrm{SXKL}}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) for the time that the data with respect to the start condition (S) goes invalid $(X)$ relative to the $\mathrm{t}_{\mathrm{l} 2 \mathrm{C}}$ clock reference $(\mathrm{K})$ going to the low ( L ) state or hold time. Also, $\mathrm{t}_{\mathrm{I} 2 \mathrm{PVKH}}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) for the time that the data with respect to the stop condition $(\mathrm{P})$ reaches the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{l} 2 \mathrm{C}}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. MPC8347E provides a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
3. The maximum $t_{\mid 2 D V K H}$ must be met only if the device does not stretch the LOW period ( $t_{\mid 2 C L}$ ) of the SCL signal.
4. $\mathrm{C}_{\mathrm{B}}=$ capacitance of one bus line in pF .

Figure 30 provides the AC test load for the $\mathrm{I}^{2} \mathrm{C}$.


Figure 30. $1^{2} \mathrm{C}$ AC Test Load
Figure 31 shows the AC timing diagram for the $\mathrm{I}^{2} \mathrm{C}$ bus.


Figure 31. $\mathrm{I}^{2} \mathrm{C}$ Bus AC Timing Diagram

## 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8347E.

### 13.1 PCI DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the PCI interface of the MPC8347E.
Table 40. PCI DC Electrical Characteristics

| Parameter | Symbol | Test Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}} \geq \mathrm{V}_{\mathrm{OH}}(\min ) \text { or } \\ & \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OL}}(\max ) \end{aligned}$ | 2 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{V}_{\text {IN }}{ }^{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }}=O V_{\text {DD }}$ | - | $\pm 5$ | $\mu \mathrm{A}$ |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \mathrm{OV}_{\mathrm{DD}}=\min , \\ \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{gathered}$ | OV $\mathrm{DD}^{-0.2}$ | - | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & O V_{D D}=\mathrm{min}, \\ & \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A} \end{aligned}$ | - | 0.2 | V |

## Note:

1. The symbol $\mathrm{V}_{\mathbb{I N}}$, in this case, represents the $O \mathrm{~V}_{\mathbb{I N}}$ symbol referenced in Table 1.

### 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8347E. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8347E is configured as a host or agent device. Table 41 provides the PCI AC timing specifications at 66 MHz .

Table 41. PCI AC Timing Specifications at $\mathbf{6 6} \mathbf{~ M H z}{ }^{1}$

| Parameter | Symbol $^{\mathbf{2}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock to output valid | $\mathrm{t}_{\text {PCKHOV }}$ | - | 6.0 | ns | 3 |
| Output hold from clock | $\mathrm{t}_{\text {PCKHOX }}$ | 1 | - | ns | 3 |
| Clock to output high impedance | $\mathrm{t}_{\text {PCKHOZ }}$ | - | 14 | ns | 3,4 |
| Input setup to clock | $\mathrm{t}_{\text {PCIVKH }}$ | 3.0 | - | ns | 3,5 |
| Input hold from clock | $\mathrm{t}_{\text {PCIXKH }}$ | 0 | - | ns | 3,5 |

## Notes:

1. PCl timing depends on M 66 EN and the ratio between $\mathrm{PCI} 1 / \mathrm{PCI}$. Refer to the PCl chapter of the reference manual for a description of M66EN.
2. The symbols for timing specifications follow the pattern of $\mathrm{t}_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal) (state) }}$ for outputs. For example, $\mathrm{t}_{\text {PCIVKH }}$ symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tsYs, reference (K) going to the high $(\mathrm{H})$ state or setup time. Also, t t PRHFV symbolizes PCl timing ( PC ) with respect to the time hard reset ( R ) went high $(\mathrm{H})$ relative to the frame signal $(\mathrm{F})$ going to the valid $(\mathrm{V})$ state.
3. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
4. For active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
5. Input timings are measured at the pin.

Table 42 provides the PCI AC timing specifications at 33 MHz .
Table 42. PCI AC Timing Specifications at $33 \mathbf{M H z}$

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock to output valid | t $_{\text {PCKHOV }}$ | - | 11 | ns | 2 |
| Output hold from clock | $\mathrm{t}_{\text {PCKHOX }}$ | 2 | - | ns | 2 |
| Clock to output high impedance | $\mathrm{t}_{\text {PCKHOZ }}$ | - | 14 | ns | 2,3 |
| Input setup to clock | $\mathrm{t}_{\text {PCIVKH }}$ | 3.0 | - | ns | 2,4 |
| Input hold from clock | $\mathrm{t}_{\text {PCIXKH }}$ | 0 | - | ns | 2,4 |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal) (state) }}$ for outputs. For example, $\mathrm{t}_{\text {PCIVKH }}$ symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tsYs, reference (K) going to the high $(\mathrm{H})$ state or setup time. Also, $\mathrm{t}_{\text {PCRHFV }}$ symbolizes PCI timing (PC) with respect to the time hard reset (R) went high $(\mathrm{H})$ relative to the frame signal $(\mathrm{F})$ going to the valid $(\mathrm{V})$ state.
2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
3. For active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.

Figure 32 provides the AC test load for PCI .


Figure 32. PCI AC Test Load
Figure 33 shows the PCI input AC timing diagram.


Figure 33. PCI Input AC Timing Diagram

Figure 34 shows the PCI output AC timing diagram.


Figure 34. PCI Output AC Timing Diagram

## Timers

## 14 Timers

This section describes the DC and AC electrical specifications for the timers.

### 14.1 Timer DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the MPC8347E timer pins, including TIN, TOUT, TGATE, and RTC_CLK.

Table 43. Timer DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2.4 | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V |

### 14.2 Timer AC Timing Specifications

Table 44 provides the timer input and output AC timing specifications.
Table 44. Timers Input AC Timing Specifications ${ }^{1}$

| Characteristic | Symbol $^{2}$ | Min | Unit |
| :--- | :---: | :---: | :---: |
| Timers inputs—minimum pulse width | $\mathrm{t}_{\text {TIWID }}$ | 20 | ns |

## Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least $\mathrm{t}_{\text {TIWID }}$ ns to ensure proper operation.

## 15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

### 15.1 GPIO DC Electrical Characteristics

Table 45 provides the DC electrical characteristics for the MPC8347E GPIO.
Table 45. GPIO DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2.4 | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V |

### 15.2 GPIO AC Timing Specifications

Table 46 provides the GPIO input and output AC timing specifications.
Table 46. GPIO Input AC Timing Specifications ${ }^{1}$

| Characteristic | Symbol $^{2}$ | Min | Unit |
| :--- | :---: | :---: | :---: |
| GPIO inputs—minimum pulse width | t $_{\text {PIWID }}$ | 20 | ns |

## Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least triwid $n$ ns to ensure proper operation.

## 16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

### 16.1 IPIC DC Electrical Characteristics

Table 47 provides the DC electrical characteristics for the external interrupt pins.
Table 47. IPIC DC Electrical Characteristics ${ }^{1}$

| Characteristic | Symbol | Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |  |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |  |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V | 2 |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V | 2 |

## Notes:

1. This table applies for pins $\overline{\mathrm{RQ}}[0: 7], \overline{\mathrm{IRQ}} \overline{\mathrm{OUT}}$, and $\overline{\mathrm{MCP} \_O U T}$.
2. $\overline{\mathrm{IRQ}}$ _OUT and $\overline{M C P}$ _OUT are open-drain pins; thus $\mathrm{V}_{\mathrm{OH}}$ is not relevant for those pins.

### 16.2 IPIC AC Timing Specifications

Table 48 provides the IPIC input and output AC timing specifications.
Table 48. IPIC Input AC Timing Specifications ${ }^{1}$

| Characteristic | Symbol $^{2}$ | Min | Unit |
| :--- | :---: | :---: | :---: |
| IPIC inputs—minimum pulse width | tpICwID | 20 | ns |

## Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least $t_{\text {PICWID }}$ ns to ensure proper operation in edge triggered mode.

## 17 SPI

This section describes the SPI DC and AC electrical specifications.

### 17.1 SPI DC Electrical Characteristics

Table 49 provides the SPI DC electrical characteristics.
Table 49. SPI DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{OV}_{\mathrm{DD}}+0.3$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | V |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ |  |  | $\pm 5$ | $\mu \mathrm{~A}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2.4 | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.5 | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | 0.4 | V |

### 17.2 SPI AC Timing Specifications

Table 50 provides the SPI input and output AC timing specifications.
Table 50. SPI AC Timing Specifications ${ }^{1}$

| Characteristic | Symbol $^{2}$ | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| SPI outputs valid—Master mode (internal clock) delay | $\mathrm{t}_{\text {NIKHOV }}$ |  | 6 | ns |
| SPI outputs hold—Master mode (internal clock) delay | $\mathrm{t}_{\text {NIKHOX }}$ | 0.5 |  | ns |
| SPI outputs valid—Slave mode (external clock) delay | $\mathrm{t}_{\text {NEKHOV }}$ |  | 8 | ns |
| SPI outputs hold—Slave mode (external clock) delay | $\mathrm{t}_{\text {NEKHOX }}$ | 2 |  | ns |
| SPI inputs—Master mode (internal clock input setup time | $\mathrm{t}_{\text {NIIVKH }}$ | 4 |  | ns |
| SPI inputs—Master mode (internal clock input hold time | $\mathrm{t}_{\text {NIIXKH }}$ | 0 |  | ns |
| SPI inputs—Slave mode (external clock) input setup time | $\mathrm{t}_{\text {NEIVKH }}$ | 4 | ns |  |
| SPI inputs—Slave mode (external clock) input hold time | $\mathrm{t}_{\text {NEIXKH }}$ | 2 |  | ns |

## Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.
2. The symbols for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {NIKHOX }}$ symbolizes the internal timing $(\mathrm{NI})$ for the time SPICLK clock reference $(\mathrm{K})$ goes to the high state $(\mathrm{H})$ until outputs $(\mathrm{O})$ are invalid $(\mathrm{X})$.

Figure 35 provides the AC test load for the SPI.


Figure 35. SPI AC Test Load
Figure 36 and Figure 37 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 36 shows the SPI timings in slave mode (external clock).


Note: The clock edge is selectable on SPI.
Figure 36. SPI AC Timing in Slave Mode (External Clock) Diagram
Figure 37 shows the SPI timings in master mode (internal clock).


Note: The clock edge is selectable on SPI.
Figure 37. SPI AC Timing in Master Mode (Internal Clock) Diagram

## 18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8347E is available in two packages-a tape ball grid array (TBGA) and a plastic ball grid array (PBGA). See Section 18.1, "Package Parameters for the MPC8347E TBGA," Section 18.2, "Mechanical Dimensions for the MPC8347E TBGA," Section 18.3, "Package Parameters for the MPC8347E PBGA," and Section 18.4, "Mechanical Dimensions for the MPC8347E PBGA."

### 18.1 Package Parameters for the MPC8347E TBGA

The package parameters are provided in the following list. The package type is $35 \mathrm{~mm} \times 35 \mathrm{~mm}, 672$ tape ball grid array (TBGA).

Package outline $\quad 35 \mathrm{~mm} \times 35 \mathrm{~mm}$
Interconnects 672
Pitch $\quad 1.00 \mathrm{~mm}$
Module height (typical) $\quad 1.46 \mathrm{~mm}$
Solder Balls

Ball diameter (typical)
$62 \mathrm{Sn} / 36 \mathrm{~Pb} / 2 \mathrm{Ag}$ (ZU package)
95.5 Sn/0.5 Cu/4Ag (VV package)
0.64 mm

### 18.2 Mechanical Dimensions for the MPC8347E TBGA

Figure 38 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347E 672-TBGA package.


## Notes:

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement must exclude any effect of mark on top surface of package.

Figure 38. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347E TBGA

### 18.3 Package Parameters for the MPC8347E PBGA

The package parameters are as provided in the following list. The package type is $29 \mathrm{~mm} \times 29 \mathrm{~mm}$, 620 plastic ball grid array (PBGA).

| Package outline | $29 \mathrm{~mm} \times 29 \mathrm{~mm}$ |
| :--- | :--- |
| Interconnects | 620 |
| Pitch | 1.00 mm |
| Module height (maximum) | 2.46 mm |
| Module height (typical) | 2.23 mm |
| Module height (minimum) | 2.00 mm |
| Solder Balls | $62 \mathrm{Sn} / 36 \mathrm{~Pb} / 2 \mathrm{Ag}$ (ZQ package) |
|  | $95.5 \mathrm{Sn} / 0.5 \mathrm{Cu} / 4 \mathrm{Ag}$ (VR package) |
| Ball diameter (typical) | 0.60 mm |

### 18.4 Mechanical Dimensions for the MPC8347E PBGA

Figure 39 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347E 620-PBGA package.


1. All dimensions are in millimeters.
2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
3. Maximum solder ball diameter measured parallel to datum $A$.
4. Datum $A$, the seating plane, is determined by the spherical crowns of the solder balls.

Figure 39. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347E PBGA

### 18.5 Pinout Listings

Table 51 provides the pinout listing for the MPC8347E 672 TBGA package.
Table 51. MPC8347E (TBGA) Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| PCI |  |  |  |  |
| PCI_INTA/RQ_OUT | B34 | 0 | OV ${ }_{\text {DD }}$ | 2 |
| PCI_RESET_OUT | C33 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| PCI_AD[31:0] | G30, G32, G34, H31, H32, H33, H34, J29, J32, J33, L30, K31, K33, K34, L33, L34, P34, R29, R30, R33, R34, T31, T32, T33, U31, U34, V31, V32, V33, V34, W33, W34 | 1/0 | OV ${ }_{\text {DD }}$ |  |
| PCI_C/BE[ $3: 0]$ | J30, M31, P33, T34 | 1/O | OV ${ }_{\text {DD }}$ |  |
| PCI_PAR | P32 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| PCI_FRAME | M32 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ | 5 |
| $\overline{\text { PCI_TRDY }}$ | N29 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ | 5 |
| $\overline{\text { PCI_IRDY }}$ | M34 | 1/0 | $\mathrm{OV}_{\text {DD }}$ | 5 |
| $\overline{\text { PCI_STOP }}$ | N31 | 1/0 | OV DD | 5 |
| PCI_DEVSEL | N30 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ | 5 |
| PCI_IDSEL | J31 | 1 | OV DD |  |
| $\overline{\text { PCI_SERR }}$ | N34 | 1/0 | OV $\mathrm{VD}^{\text {d }}$ | 5 |
| PCI_PERR | N33 | 1/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI_REQ[0] | D32 | 1/0 | $\mathrm{OV}_{\text {DD }}$ |  |
| PCI_REQ[1]/CPCI1_HS_ES | D34 | I | OV ${ }_{\text {DD }}$ |  |
| PCI_REQ[2:4] | E34, F32, G29 | 1 | OV DD |  |
| PCI_GNTO | C34 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| PCI_GNT1/CPCI1_HS_LED | D33 | $\bigcirc$ | OV DD |  |
| PCI_GNT2/CPCI1_HS_ENUM | E33 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| PCl_GNT[3:4] | F31, F33 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| M66EN | A19 | I | $\mathrm{OV}_{\text {DD }}$ |  |
| DDR SDRAM Memory Interface |  |  |  |  |
| MDQ[0:63] | D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8 | 1/0 | GV ${ }_{\text {DD }}$ |  |
| MECC[0:4]MSRCID[0:4] | W4, W3, Y3, AA6, T1 | 1/O | GV ${ }_{\text {DD }}$ |  |

MPC8347E PowerQUICC ${ }^{\text {M }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| MECC[5]/MDVAL | U1 | 1/0 | GV ${ }_{\text {D }}$ |  |
| MECC[6:7] | Y1, Y6 | 1/0 | $G V_{D D}$ |  |
| MDM[0:8] | B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4 | 0 | GV ${ }_{\text {D }}$ |  |
| MDQS[0:8] | B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2 | 1/0 | GV ${ }_{\text {D }}$ |  |
| MBA[0:1] | AD1, AA5 | 0 | GV ${ }_{\text {D }}$ |  |
| MA[0:14] | W1, U4, T3, R3, P1, M1, N1, L3, L1, K2, Y2, K3, J3, AP2, AN6 | 0 | GV DD |  |
| $\overline{\text { MWE }}$ | AF1 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ |  |
| $\overline{\text { MRAS }}$ | AF4 | $\bigcirc$ | GVDD |  |
| $\overline{\text { MCAS }}$ | AG3 | $\bigcirc$ | GV ${ }_{\text {DD }}$ |  |
| $\overline{\mathrm{MCS}}[0: 3]$ | AG2, AG1, AK1, AL4 | 0 | GV ${ }_{\text {D }}$ |  |
| MCKE[0:1] | H3, G1 | 0 | $G V_{\text {DD }}$ | 3 |
| MCK[0:5] | U2, F4, AM3, V3, F2, AN3 | 0 | $G V_{D D}$ |  |
| MCK[0:5] | U3, E3, AN2, V4, E1, AM4 | 0 | GV DD |  |
| Pins Reserved for Future DDR2 (They should be left unconnected for MPC8347E) |  |  |  |  |
| MODT[0:3] | AH3, AJ5, AH1, AJ4 | - | - |  |
| MBA[2] | H4 | - | - |  |
| SPARE1 | AA1 | - | - | 8 |
| SPARE2 | AB1 | - | - | 6 |
| Local Bus Controller Interface |  |  |  |  |
| LAD[0:31] | AM13, AP13, AL14, AM14, AN14, AP14, AK15, AJ15, AM15, AN15, AP15, AM16, AL16, AN16, AP16, AL17, AM17, AP17, AK17, AP18, AL18, AM18, AN18, AP19, AN19, AM19, AP20, AK19, AN20, AL20, AP21, AN21 | 1/0 | OV VD |  |
| LDP[0]/CKSTOP_OUT | AM21 | 1/0 | OV ${ }_{\text {D }}$ |  |
|  | AP22 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LDP[2] | AN22 | 1/0 | OV DD |  |
| LDP[3] | AM22 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LA[27:31] | AK21, AP23, AN23, AP24, AK22 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LCS[0:3] | AN24, AL23, AP25, AN25 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LWE[0:3]/LSDDQM[0:3]/[̄S[0:3] | AK23, AP26, AL24, AM25 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LBCTL | AN26 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| LALE | AK24 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL0/LSDA10/cfg_reset_source0 | AP27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL1/LSDWE/cfg_reset_source1 | AL25 | 1/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL2/LSDRAS/LOE | AJ24 | $\bigcirc$ | OV ${ }_{\text {DD }}$ |  |
| LGPL3/(SDCAS/cfg_reset_source2 | AN27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL4/LGTA/LUPWAIT/LPBSE | AP28 | I/O | OV ${ }_{\text {DD }}$ |  |
| LGPL5/cfg_clkin_div | AL26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LCKE | AM27 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LCLK[0:2] | AN28, AK26, AP29 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LSYNC_OUT | AM12 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LSYNC_IN | AJ10 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| General Purpose I/O Timers |  |  |  |  |
| GPIO1[0]/GTM1_TIN1/GTM2_TIN2 | F24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[1]/GTM1_TGATE1/GTM2_TGATE2 | E24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[2]/GTM1_TOUT1 | B25 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[3]/GTM1_TIN2/GTM2_TIN1 | D24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[4]/GTM1_TGATE2/GTM2_TGATE1 | A25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[5]/GTM1_TOUT2/GTM2_TOUT1 | B24 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[6]/GTM1_TIN3/GTM2_TIN4 | A24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[7]/GTM1_TGATE3/GTM2_TGATE4 | D23 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[8]/GTM1_TOUT3 | B23 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[9]/GTM1_TIN4/GTM2_TIN3 | A23 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[10]/̄TM1_TGATE4/GTM2_TGATE3 | F22 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[11]/GTM1_TOUT4/GTM2_TOUT3 | E22 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| USB Port 1 |  |  |  |  |
| MPH1_D0_ENABLEN/DR_D0_ENABLEN | A26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D1_SER_TXD/DR_D1_SER_TXD | B26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D2_VMO_SE0/DR_D2_VMO_SE0 | D25 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D3_SPEED/DR_D3_SPEED | A27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D4_DP/DR_D4_DP | B27 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D5_DM/DR_D5_DM | C27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D6_SER_RCV/DR_D6_SER_RCV | D26 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D7_DRVVBUS/DR_D7_DRVVBUS | E26 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_NXT/DR_SESS_VLD_NXT | D27 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| MPH1 DIR DPPULLUP/ DR_XCDR_SEL_DPPULLUP | A28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1 STP SUSPEND/ DR_STP_SUUSPEND | F26 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_PWRFAULT/ DR_RX _ERROR_PWRFAULT | E27 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_PCTL0/DR_TX_VALID_PCTLO | A29 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_PCTL1/DR_TX_VALIDH_PCTL1 | D28 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_CLK/DR_CLK | B29 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| USB Port 0 |  |  |  |  |
| MPHO_DO_ENABLEN/DR_D8_CHGVBUS | C29 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D1_SER_TXD/DR_D9_DCHGVBUS | A30 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D2_VMO_SE0/DR_D10_DPPD | E28 | 1/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D3_SPEED/DR_D11_DMMD | B30 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D4_DP/DR_D12_VBUS_VLD | C30 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D5_DM/DR_D13_SESS_END | A31 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D6_SER_RCV/DR_D14 | B31 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D7_DRVVBUS/DR_D15_IDPULLUP | C31 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_NXT/DR_RX_ACTIVE_ID | B32 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_DIR_DPPULLUP/DR_RESET | A32 | 1/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_STP_SUSPEND/DR_TX_READY | A33 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_PWRFAULT/DR_RX_VALIDH | C32 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_PCTLO/DR_LINE_STATE0 | D31 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_PCTL1/DR_LINE_STATE1 | E30 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_CLK/DR_RX_VALID | B33 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Programmable Interrupt Controller |  |  |  |  |
| MCP_OUT | AN33 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ | 2 |
| IRQ0/MCP_IN/GPIO2[12] | C19 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| IRQ[1:5]/GPIO2[13:17] | C22, A22, D21, C21, B21 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| IRQ[6]/GPIO2[18]/CKSTOP_OUT | A21 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| IRQ[7]/GPIO2[19]/CKSTOP_IN | C20 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Ethernet Management Interface |  |  |  |  |
| EC_MDC | A7 | 0 | $\mathrm{LV}_{\text {DD1 }}$ |  |
| EC_MDIO | E9 | 1/0 | $\mathrm{LV}_{\mathrm{DD} 1}$ | 2 |
| Gigabit Reference Clock |  |  |  |  |
| EC_GTX_CLK125 | C8 | I | LV DD 1 |  |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) |  |  |  |  |
| TSEC1_COL/GPIO2[20] | A17 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_CRS/GPIO2[21] | F12 | I/O | $L_{\text {DD1 }}$ |  |
| TSEC1_GTX_CLK | D10 | $\bigcirc$ | $\mathrm{LV}_{\mathrm{DD} 1}$ | 3 |
| TSEC1_RX_CLK | A11 | 1 | $L_{\text {DD1 }}$ |  |
| TSEC1_RX_DV | B11 | 1 | LV $\mathrm{DD1}$ |  |
| TSEC1_RX_ER/GPIO2[26] | B17 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_RXD[7:4]/GPIO2[22:25] | B16, D16, E16, F16 | I/O | $\mathrm{OV}_{\text {DD }}$ |  |
| TSEC1_RXD[3:0] | E10, A8, F10, B8 | I | $L_{\text {DD1 }}$ |  |
| TSEC1_TX_CLK | D17 | 1 | $\mathrm{OV}_{\text {DD }}$ |  |
| TSEC1_TXD[7:4]/GPIO2[27:30] | A15, B15, A14, B14 | 1/0 | OV ${ }_{\text {D }}$ |  |
| TSEC1_TXD[3:0] | A10, E11, B10, A9 | 0 | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_TX_EN | B9 | 0 | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_TX_ER/GPIO2[31] | A16 | 1/O | OV ${ }_{\text {DD }}$ |  |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) |  |  |  |  |
| TSEC2_COL/GPIO1[21] | C14 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_CRS/GPIO1[22] | D6 | 1/0 | LV $\mathrm{V}_{\text {D2 }}$ |  |
| TSEC2_GTX_CLK | A4 | $\bigcirc$ | $\mathrm{LV}_{\text {DD2 }}$ |  |
| TSEC2_RX_CLK | B4 | 1 | $L_{\text {DD2 }}$ |  |
| TSEC2_RX_DV/GPIO1[23] | E6 | 1/0 | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_RXD[7:4]/GPIO1[26:29] | A13, B13, C13, A12 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_RXD[3:0]/GPIO1[13:16] | D7, A6, E8, B7 | 1/0 | LV $\mathrm{VD2}$ |  |
| TSEC2_RX_ER/GPIO1[25] | D14 | I/O | OV ${ }_{\text {D }}$ |  |
| TSEC2_TXD[7]/GPIO1[31] | B12 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | C12 | 0 | OV DD |  |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | D12 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | E12 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[3:0]/GPIO1[17:20] | B5, A5, F8, B6 | 1/0 | LV DD 2 |  |
| TSEC2_TX_ER/GPIO1[24] | F14 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TX_EN/GPIO1[12] | C5 | 1/0 | $\mathrm{LV}_{\mathrm{DD} 2}$ | 3 |
| TSEC2_TX_CLK/GPIO1[30] | E14 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| DUART |  |  |  |  |
| UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1] | AK27, AN29 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| UART_SIN[1:2]MSRCID[2:3]/LSRCID[2:3] | AL28, AM29 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| UART_CTS[1]/MSRCID4/LSRCID4 | AP30 | 1/O | OV DD |  |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| UART_CTS[2]MDVAL/ LDVAL | AN30 | 1/0 | OV DD |  |
| UART_RTS[1:2] | AP31, AM30 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| $1^{2} \mathrm{C}$ interface |  |  |  |  |
| IIC1_SDA | AK29 | 1/0 | OV ${ }_{\text {D }}$ | 2 |
| IIC1_SCL | AP32 | I/O | OV ${ }_{\text {D }}$ | 2 |
| IIC2_SDA | AN31 | 1/0 | OV VD | 2 |
| IIC2_SCL | AM31 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ | 2 |
| SPI |  |  |  |  |
| SPIMOSI | AN32 | 1/0 | OV VD |  |
| SPIMISO | AP33 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| SPICLK | AK30 | I/O | $\mathrm{OV}_{\text {DD }}$ |  |
| SPISEL | AL31 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Clocks |  |  |  |  |
| PCI_CLK_OUT[0:4] | AN9, AP9, AM10, AN10, AJ11 | 0 | OV DD |  |
| PCI_SYNC_IN/PCI_CLOCK | AK12 | 1 | OV DD |  |
| PCI_SYNC_OUT | AP11 | 0 | OV DD | 3 |
| RTC/PIT_CLOCK | AM32 | I | OV DD |  |
| CLKIN | AM9 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| JTAG |  |  |  |  |
| TCK | E20 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TDI | F20 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ | 4 |
| TDO | B20 | 0 | OV DD | 3 |
| TMS | A20 | I | $\mathrm{OV}_{\mathrm{DD}}$ | 4 |
| TRST | B19 | I | $\mathrm{OV}_{\mathrm{DD}}$ | 4 |
| Test |  |  |  |  |
| TEST | D22 | I | OV ${ }_{\text {D }}$ | 6 |
| TEST_SEL | AL13 | I | $\mathrm{OV}_{\mathrm{DD}}$ | 7 |
| PMC |  |  |  |  |
| $\overline{\text { QUIESCE }}$ | A18 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| System Control |  |  |  |  |
| PORESET | C18 | 1 | OV ${ }_{\text {D }}$ |  |
| HRESET | B18 | 1/0 | OV DD | 1 |
| SRESET | D18 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ | 2 |
| Thermal Management |  |  |  |  |
| THERM0 | K32 | 1 | - | 9 |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Power and Ground Signals |  |  |  |  |
| $\mathrm{AV}_{\mathrm{DD}}{ }^{1}$ | L31 | Powerfore300 <br> PLL (1.2 V) | $\mathrm{AV}_{\text {DD }}{ }^{1}$ |  |
| $\mathrm{AV}_{\mathrm{DD}}{ }^{2}$ | AP12 | Power for system PLL (1.2 V) | $\mathrm{AV}_{\mathrm{DD}}{ }^{2}$ |  |
| $\mathrm{AV}_{\mathrm{DD}} 3$ | AE1 | Powerfor DDR <br> DLL (1.2 V) | $\mathrm{AV}_{\mathrm{DD}}{ }^{3}$ |  |
| $\mathrm{AV}_{\mathrm{DD}} 4$ | AJ13 | Power for LBIU <br> DLL (1.2 V) | $\mathrm{AV}_{\text {DD }} 4$ |  |
| GND | A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34 | - | - |  |
| $\mathrm{GV}_{\text {DD }}$ | A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6 | Powerfor DDR DRAM I/O voltage (2.5 V) | $G V_{\text {DD }}$ |  |
| $\mathrm{LV}_{\mathrm{DD}}{ }^{1}$ | C9, D11 | Power for three-speed Ethernet \#1 and for Ethernet management interface I/O (2.5 V, 3.3 V ) | $\mathrm{LV}_{\mathrm{DD}} 1$ |  |
| $\mathrm{LV}_{\mathrm{DD}}{ }^{2}$ | C6, D9 | Power for three-speed Ethernet \#2 $\begin{gathered} \text { I/O (2.5 V, } \\ 3.3 \mathrm{~V}) \end{gathered}$ | $\mathrm{LV}_{\mathrm{DD}}{ }^{2}$ |  |
| $\mathrm{V}_{\mathrm{DD}}$ | E19, E29, F7, F9, F11,F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10 | Power for core (1.2 V) | $\mathrm{V}_{\mathrm{DD}}$ |  |

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OV}_{\mathrm{DD}}$ | B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13 | PCI, 10/100 Ethernet, and other standard (3.3 V) | OV ${ }_{\text {DD }}$ |  |
| MVREF1 | M3 | 1 | DDR reference voltage |  |
| MVREF2 | AD2 | I | DDR reference voltage |  |
| No Connection |  |  |  |  |
| NC | W32, AA31, AA32, AA33, AA34, AB31, AB32, AB33, AB34, AC29, AC31, AC33, AC34, AD30, AD32, AD33, AD34, AE29, AE30, AH32, AH33, AH34, AM33, AJ31, AJ32, AJ33, AJ34, AK32, AK33, AK34, AM34, AL33, AL34, AK31, AH30, AC32, AE32, AH31, AL32, AG34, AE33, AF32, AE34, AF34, AF33, AG33, AG32, AL11, AM11, AP10, Y32, Y34, Y31, Y33 | - | - |  |

## Notes:

1. This pin is an open-drain signal. A weak pull-up resistor ( $1 \mathrm{k} \Omega$ ) should be placed on this pin to $O V_{D D}$.
2. This pin is an open-drain signal. A weak pull-up resistor ( $2-10 \mathrm{k} \Omega$ ) should be placed on this pin to $O V_{D D}$.
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCl host mode. Follow the PCl specifications.
6. This pin must always be tied to GND.
7. This pin must always be pulled up to $O V_{D D}$.
8. This pin must always be left not connected.
9. Thermal sensitive resistor.

Table 52 provides the pinout listing for the MPC8347E 620 PBGA package.
Table 52. MPC8347E (PBGA) Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| PCI |  |  |  |  |
| $\overline{\text { PCI1_INTA }} / \overline{\text { RQ_OUT }}$ | D20 | O | OV ${ }_{\text {DD }}$ | 2 |
| PCI1_RESET_OUT | B21 | 0 | OV DD |  |
| PCI1_AD[31:0] | E19, D17, A16, A18, B17, B16, D16, B18, E17, E16, A15, C16, D15, D14, C14, A12, D12, B11, C11, E12, A10, C10, A9, E11, E10, B9, B8, D9, A8, C9, D8, C8 | I/O | OV ${ }_{\text {DD }}$ |  |
| PCI1_C/BE[3:0] | A17, A14, A11, B10 | I/O | OV ${ }_{\text {DD }}$ |  |
| PCI1_PAR | D13 | I/O | OV DD |  |
| PCI1_FRAME | B14 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI1_TRDY | A13 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI1_IRDY | E13 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| $\overline{\text { PCI1_STOP }}$ | C13 | I/O | OV DD | 5 |
| PCI1_DEVSEL | B13 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI1_IDSEL | C17 | 1 | OV DD |  |
| PCI1_SERR | C12 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI1_PERR | B12 | I/O | OV ${ }_{\text {DD }}$ | 5 |
| PCI1_REQ[0] | A21 | I/O | OV DD |  |
| PCI1_REQ[1]/CPCI1_HS_ES | C19 | I | OV ${ }_{\text {DD }}$ |  |
| PCI1_REQ[2:4] | C18, A19, E20 | I | OV ${ }_{\text {DD }}$ |  |
| PCI1_GNT0 | B20 | I/O | OV ${ }_{\text {DD }}$ |  |
| PCI1_GNT1/CPCI1_HS_LED | C20 | 0 | OV ${ }_{\text {DD }}$ |  |
| PCI1_GNT2/CPCI1_HS_ENUM | B19 | 0 | OV ${ }_{\text {DD }}$ |  |
| PCI1_GNT[3:4] | A20, E18 | 0 | OV DD |  |
| M66EN | L26 | I | OV ${ }_{\text {DD }}$ |  |
| DDR SDRAM Memory Interface |  |  |  |  |
| MDQ[0:63] | AC25, AD27, AD25, AH27, AE28, AD26, AD24, AF27, AF25, AF28, AH24, AG26, AE25, AG25, AH26, AH25, AG22, AH22, AE21, AD19, AE22, AF23, AE19, AG20, AG19, AD17, AE16, AF16, AF18, AG18, AH17, AH16, AG9, AD12, AG7, AE8, AD11, AH9, AH8, AF6, AF8, AE6, AF1, AE4, AG8, AH3, AG3, AG4, AH2, AD7, AB4, AB3, AG1, AD5, AC2, AC1, AC4, AA3, Y4, AA4, AB1, AB2, Y5, Y3 | I/O | GV ${ }_{\text {DD }}$ |  |

MPC8347E PowerQUICC ${ }^{\text {M }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| MECC[0:4]/MSRCID[0:4] | AG13, AE14, AH12, AH10, AE15 | 1/O | $G V_{\text {DD }}$ |  |
| MECC[5]/MDVAL | AH14 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ |  |
| MECC[6:7] | AE13, AH11 | 1/0 | $G V_{\text {DD }}$ |  |
| MDM[0:8] | AG28, AG24, AF20, AG17, AE9, AH5, AD1, AA2, AG12 | $\bigcirc$ | $G V_{D D}$ |  |
| MDQS[0:8] | AE27, AE26, AE20, AH18, AG10, AF5, AC3, AA1, AH13 | 1/0 | $G V_{\text {DD }}$ |  |
| MBA[0:1] | AF10, AF11 | 0 | GV ${ }_{\text {DD }}$ |  |
| MA[0:14] | AF13, AF15, AG16, AD16, AF17, AH20, AH19, AH21, AD18, AG21, AD13, AF21, AF22, AE1, AA5 | $\bigcirc$ | $G V_{D D}$ |  |
| $\overline{\text { MWE }}$ | AD10 | 0 | GV ${ }_{\text {DD }}$ |  |
| MRAS | AF7 | 0 | $G V_{\text {DD }}$ |  |
| $\overline{\text { MCAS }}$ | AG6 | 0 | GV DD |  |
| MCS[0:3] | AE7, AH7, AH4, AF2 | 0 | $G V_{\text {DD }}$ |  |
| MCKE[0:1] | AG23, AH23 | 0 | $G V_{D D}$ | 3 |
| MCK[0:5] | AH15, AE24, AE2, AF14, AE23, AD3 | 0 | $G V_{\text {DD }}$ |  |
| MCK[0:5] | AG15, AD23, AE3, AG14, AF24, AD2 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ |  |

Pins Reserved for Future DDR2
(They should be left unconnected for MPC8347E)

| MODT[0:3] | AG5, AD4, AH6, AF4 | - | - |  |
| :---: | :---: | :---: | :---: | :---: |
| MBA[2] | AD22 |  |  |  |
| SPARE1 | AF12 | - | - | 7 |
| SPARE2 | AG11 | - | - | 6 |
| Local Bus Controller Interface |  |  |  |  |
| LAD[0:31] | T4, T5, T1, R2, R3, T2, R1, R4, P1, P2, P3, P4, N1, N4, N2, N3, M1, M2, M3, N5, M4, L1, L2, L3, K1, M5, K2, K3, J1, J2, L5, J3 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LDP[0]/CKSTOP_OUT | H1 | I/O | OV ${ }_{\text {D }}$ |  |
| LDP[1]/̄KSTOP_IN | K5 | I/O | OV DD |  |
| LDP[2] | H2 | I/O | $\mathrm{OV}_{\text {DD }}$ |  |
| LDP[3] | G1 | I/O | OV ${ }_{\text {D }}$ |  |
| LA[27:31] | J4, H3, G2, F1, G3 | 0 | OV DD |  |
| LCS[0:3] | J5, H4, F2, E1 | O | OV ${ }_{\text {D }}$ |  |
| LWE[0:3]/LSDDQM[0:3]/LBS[0:3] | F3, G4, D1, E2 | O | OV DD |  |
| LBCTL | H5 | O | OV ${ }_{\text {D }}$ |  |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| LALE | E3 | $\bigcirc$ | $\mathrm{OV}_{\text {DD }}$ |  |
| LGPL0/LSDA10/cfg_reset_source0 | F4 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL1/[/LSWE/cfg_reset_source1 | D2 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL2/[/SDRAS/LOE | C1 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL3/[SDCAS/cfg_reset_source2 | C2 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL4/LGTA/LUPWAIT/LPBSE | C3 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LGPL5/cfg_clkin_div | B3 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LCKE | E4 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LCLK[0:2] | D4, A3, C4 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LSYNC_OUT | U3 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| LSYNC_IN | Y2 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| General Purpose I/O Timers |  |  |  |  |
| GPIO1[0]/GTM1_TIN1/GTM2_TIN2 | D27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[1]/GTM1_TGATE1/GTM2_TGATE2 | E26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[2]/GTM1_TOUT1 | D28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[3]/GTM1_TIN2/GTM2_TIN1 | G25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[4]/GTM1_TGATE2/GTM2_TGATE1 | J24 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[5]/GTM1_TOUT2/GTM2_TOUT1 | F26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[6]/GTM1_TIN3/GTM2_TIN4 | E27 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[7]/GTM1_TGATE3/GTM2_TGATE4 | E28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[8]/GTM1_TOUT3 | H25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[9]/GTM1_TIN4/GTM2_TIN3 | F27 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[10]/GTM1_TGATE4/GTM2_TGATE3 | K24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| GPIO1[11]/GTM1_TOUT4/GTM2_TOUT3 | G26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| USB Port 1 |  |  |  |  |
| MPH1_D0_ENABLEN/DR_D0_ENABLEN | C28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D1_SER_TXD/DR_D1_SER_RXD | F25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D2_VMO_SE0/DR_D2_VMO_SE0 | B28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D3_SPEED/DR_D3_SPEED | C27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D4_DP/DR_D4_DP | D26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D5_DM/DR_D5_DM | E25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D6_SER_RCV/DR_D6_SER_RCV | C26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_D7_DRVVBUS/DR_D7_DRVVBUS | D25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_NXT/DR_SESS_VLD_NXT | B26 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| MPH1 DIR DPPULLUP/ DR_XC̄VR_SEL_DPPULLUP | E24 | I/O | OV DD |  |
| MPH1 STP SUSPEND/ DR_STP_SUSPEND | A27 | 0 | OV ${ }_{\text {D }}$ |  |
| MPH1 PWRFAULT/ DR_RX̄_ERROR_PWRFAULT | C25 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_PCTLO/DR_TX_VALID_PCTLO | A26 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_PCTL1/DR_TX_VALIDH_PCTL1 | B25 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH1_CLK/DR_CLK | A25 | 1 | OV ${ }_{\text {D }}$ |  |
| USB Port 0 |  |  |  |  |
| MPH0_D0_ENABLEN/DR_D8_CHGVBUS | D24 | 1/0 | OV ${ }_{\text {D }}$ |  |
| MPH0_D1_SER_TXD/DR_D9_DCHGVBUS | C24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_D2_VMO_SE0/DR_D10_DPPD | B24 | 1/O | $\mathrm{OV}_{\text {DD }}$ |  |
| MPH0_D3_SPEED/DR_D11_DMMD | A24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D4_DP/DR_D12_VBUS_VLD | D23 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D5_DM/DR_D13_SESS_END | C23 | 1/0 | $\mathrm{OV}_{\text {D }}$ |  |
| MPH0_D6_SER_RCV/DR_D14 | B23 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_D7_DRVVBUS/DR_D15_IDPULLUP | A23 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_NXT/DR_RX_ACTIVE_ID | D22 | I | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_DIR_DPPULLUP/DR_RESET | C22 | I/O | OV DD |  |
| MPHO_STP_SUSPEND/DR_TX_READY | B22 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_PWRFAULT/DR_RX_VALIDH | A22 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_PCTLO/DR_LINE_STATE0 | E21 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPH0_PCTL1/DR_LINE_STATE1 | D21 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| MPHO_CLK/DR_RX_VALID | C21 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Programmable Interrupt Controller |  |  |  |  |
| $\overline{\text { MCP_OUT }}$ | E8 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ | 2 |
| $\overline{\mathrm{IRQ}}$ //MCP_IN/GPIO2[12] | J28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| IRQ[1:5]/GPIO2[13:17] | K25, J25, H26, L24, G27 | 1/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| IRQ[6]/GPIO2[18]/CKSTOP_OUT | G28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| $\overline{\mathrm{IRQ}}$ [7]/GPIO2[19]/CKSTOP_IN | J26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Ethernet Management Interface |  |  |  |  |
| EC_MDC | Y24 | 0 | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| EC_MDIO | Y25 | I/O | $\mathrm{LV}_{\mathrm{DD} 1}$ | 2 |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Gigabit Reference Clock |  |  |  |  |
| EC_GTX_CLK125 | Y26 | I | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) |  |  |  |  |
| TSEC1_COL/GPIO2[20] | M26 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_CRS/GPIO2[21] | U25 | 1/0 | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_GTX_CLK | V24 | $\bigcirc$ | $\mathrm{LV}_{\mathrm{DD} 1}$ | 3 |
| TSEC1_RX_CLK | U26 | I | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_RX_DV | U24 | 1 | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_RX_ER/GPIO2[26] | L28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_RXD[7:4]/GPIO2[22:25] | M27, M28, N26, N27 | 1/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_RXD[3:0] | W26, W24, Y28, Y27 | I | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_TX_CLK | N25 | 1 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_TXD[7:4]/GPIO2[27:30] | N28, P25, P26, P27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC1_TXD[3:0] | V28, V27, V26, W28 | $\bigcirc$ | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_TX_EN | W27 | $\bigcirc$ | $\mathrm{LV}_{\mathrm{DD} 1}$ |  |
| TSEC1_TX_ER/GPIO2[31] | N24 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) |  |  |  |  |
| TSEC2_COL/GPIO1[21] | P28 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_CRS/GPIO1[22] | AC28 | I/O | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_GTX_CLK | AC27 | $\bigcirc$ | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_RX_CLK | AB25 | 1 | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_RX_DV/GPIO1[23] | AC26 | I/O | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_RXD[7:4]/GPIO1[26:29] | R28, T24, T25, T26 | 1/0 | $\mathrm{OV}_{\text {DD }}$ |  |
| TSEC2_RXD[3:0]/GPIO1[13:16] | AA25, AA26, AA27, AA28 | 1/0 | $\mathrm{LV}_{\mathrm{DD} 2}$ |  |
| TSEC2_RX_ER/GPIO1[25] | R25 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[7]/GPIO1[31] | T27 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | T28 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | U28 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | U27 | $\bigcirc$ | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TXD[3:0]/GPIO1[17:20] | AB26, AB27, AA24, AB28 | 1/O | $\mathrm{LV}_{\text {DD2 }}$ |  |
| TSEC2_TX_ER/GPIO1[24] | R27 | 1/0 | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| TSEC2_TX_EN/GPIO1[12] | AD28 | 1/0 | $\mathrm{LV}_{\text {DD2 }}$ | 3 |
| TSEC2_TX_CLK/GPIO1[30] | R26 | 1/0 | OV ${ }_{\text {DD }}$ |  |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| DUART |  |  |  |  |
| UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1] | B4, A4 | 0 | OV ${ }_{\text {DD }}$ |  |
| UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3] | D5, C5 | I/O | OV ${ }_{\text {DD }}$ |  |
| UART_CTS[1]MSRCID4/LSRCID4 | B5 | I/O | OV ${ }_{\text {DD }}$ |  |
| UART_CTS[2]MDVAL/LDVAL | A5 | 1/0 | OV DD |  |
| UART_RTS[1:2] | D6, C6 | $\bigcirc$ | OV ${ }_{\text {DD }}$ |  |
| $1^{2} \mathrm{C}$ interface |  |  |  |  |
| IIC1_SDA | E5 | 1/0 | OV ${ }_{\text {DD }}$ | 2 |
| IIC1_SCL | A6 | 1/0 | OV ${ }_{\text {DD }}$ | 2 |
| IIC2_SDA | B6 | 1/O | OV ${ }_{\text {DD }}$ | 2 |
| IIC2_SCL | E7 | I/O | OV ${ }_{\text {DD }}$ | 2 |
| SPI |  |  |  |  |
| SPIMOSI | D7 | 1/0 | OV ${ }_{\text {DD }}$ |  |
| SPIMISO | C7 | I/O | OV ${ }_{\text {DD }}$ |  |
| SPICLK | B7 | //O | OV ${ }_{\text {DD }}$ |  |
| SPISEL | A7 | I | OV ${ }_{\text {DD }}$ |  |
| Clocks |  |  |  |  |
| PCI_CLK_OUT[0:2] | Y1, W3, W2 | 0 | OV VD |  |
| PCI_CLK_OUT[3]/LCS[6] | W1 | 0 | OV ${ }_{\text {DD }}$ |  |
| PCI_CLK_OUT[4]/[CS[7] | V3 | $\bigcirc$ | OV ${ }_{\text {DD }}$ |  |
| PCI_SYNC_IN/PCI_CLOCK | U4 | 1 | OV ${ }_{\text {DD }}$ |  |
| PCI_SYNC_OUT | U5 | 0 | OV ${ }_{\text {DD }}$ | 3 |
| RTC/PIT_CLOCK | E9 | I | OV DD |  |
| CLKIN | W5 | 1 | OV DD |  |
| JTAG |  |  |  |  |
| TCK | H27 | 1 | OV ${ }_{\text {DD }}$ |  |
| TDI | H28 | 1 | OV DD | 4 |
| TDO | M24 | 0 | OV ${ }_{\text {DD }}$ | 3 |
| TMS | J27 | I | OV ${ }_{\text {DD }}$ | 4 |
| $\overline{\text { TRST }}$ | K26 | I | OV DD | 4 |
| Test |  |  |  |  |
| TEST | F28 | 1 | OV ${ }_{\text {DD }}$ | 6 |
| TEST_SEL | T3 | I | OV ${ }_{\text {DD }}$ | 6 |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| PMC |  |  |  |  |
| $\overline{\text { QUIESCE }}$ | K27 | O | $\mathrm{OV}_{\mathrm{DD}}$ |  |
| System Control |  |  |  |  |
| PORESET | K28 | 1 | $O V_{\text {DD }}$ |  |
| HRESET | M25 | 1/O | OV ${ }_{\text {DD }}$ | 1 |
| SRESET | L27 | I/O | OV DD | 2 |
| Thermal Management |  |  |  |  |
| THERM0 | B15 | I | - | 8 |
| Power and Ground Signals |  |  |  |  |
| $\mathrm{AV}_{\mathrm{DD}}{ }^{1}$ | C15 | $\begin{array}{\|l} \text { Power fore300 } \\ \text { PLL (1.2 V) } \end{array}$ | $\mathrm{AV}_{\text {DD }}{ }^{1}$ |  |
| $\mathrm{AV}_{\mathrm{DD}}{ }^{2}$ | U1 | Power for system PLL (1.2 V) | $\mathrm{AV}_{\mathrm{DD}}{ }^{2}$ |  |
| $\mathrm{AV}_{\mathrm{DD}} 3$ | AF9 | Power for DDR <br> DLL (1.2 V) | $\mathrm{AV}_{\mathrm{DD}}{ }^{3}$ |  |
| $\mathrm{AV}_{\mathrm{DD}} 4$ | U2 | Power for LBIU <br> DLL (1.2 V) | $\mathrm{AV}_{\mathrm{DD}} 4$ |  |
| GND | A2, B1, B2, D10, D18, E6, E14, E22, F9, F12, F15, F18, F21, F24, G5, H6, J23, L4, L6, L12, L13, L14, L15, L16, L17, M11, M12, M13, M14, M15, M16, M17, M18, M23, N11, N12, N13, N14, N15, N16, N17, N18, P6, P11, P12, P13, P14, P15, P16, P17, P18, P24, R5, R11, R12, R13, R14, R15, R16, R17, R18, R23, T11, T12, T13, T14, T15, T16, T17, T18, U6, U11, U12, U13, U14, U15, U16, U17, U18, V12, V13, V14, V15, V16, V17, V23, V25, W4, Y6, AA23, AB24, AC5, AC8, AC11, AC14, AC17, AC20, AD9, AD15, AD21, AE12, AE18, AF3, AF26 | - | - |  |
| $\mathrm{GV}_{\mathrm{DD}}$ | U9, V9, W10, W19, Y11, Y12, Y14, Y15, Y17, Y18, AA6, AB5, AC9, AC12, AC15, AC18, AC21, AC24, AD6, AD8, AD14, AD20, AE5, AE11, AE17, AG2, AG27 | Powerfor DDR DRAM I/O voltage (2.5 V) | $G V_{\text {DD }}$ |  |

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power <br> Supply | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $L_{\text {DD }}{ }^{1}$ | U20, W25 | Power for three-speed Ethernet \#1 and for Ethernet management interface I/O (2.5 V, 3.3 V) | $\mathrm{LV}_{\mathrm{DD}} 1$ |  |
| $\mathrm{LV}_{\mathrm{DD}}{ }^{2}$ | V20, Y23 | Power for three-speed Ethernet \#2 I/O (2.5 V, 3.3 V ) | $\mathrm{LV}_{\mathrm{DD}}{ }^{2}$ |  |
| $\mathrm{V}_{\mathrm{DD}}$ | J11, J12, J15, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, L10, L11, L18, L19, M10, M19, N10, N19, P9, P10, P19, R10, R19, R20, T10, T19, U10, U19, V10, V11, V18, V19, W11, W12, W13, W14, W15, W16, W17, W18 | Power for core (1.2 V) | $\mathrm{V}_{\mathrm{DD}}$ |  |
| $\mathrm{OV}_{\mathrm{DD}}$ | B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6, J14, J17, J18, K4, L9, L20, L23, L25, M6, M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6 | PCI, 10/100 Ethernet, and other standard (3.3 V) | OV DD |  |
| MVREF1 | AF19 | I | DDR reference voltage |  |
| MVREF2 | AE10 | I | DDR reference voltage |  |
| No Connection |  |  |  |  |
| NC | V1, V2, V5 |  |  |  |

## Notes:

1. This pin is an open-drain signal. A weak pull-up resistor ( $1 \mathrm{k} \Omega$ ) should be placed on this pin to $\mathrm{OV}_{\mathrm{DD}}$.
2. This pin is an open-drain signal. A weak pull-up resistor ( $2-10 \mathrm{k} \Omega$ ) should be placed on this pin to $\mathrm{OV}_{\mathrm{DD}}$.
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be left not connected.
8. Thermal sensitive resistor.

## 19 Clocking

Figure 40 shows the internal distribution of the clocks.


Figure 40. MPC8347E Clock Subsystem
The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8347E is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider $(\div 2)$ and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICD $n$ ] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUT $n$ signals.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8347E to function. When the MPC8347E is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal should be tied to GND.

As shown in Figure 40, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock ( $c s b \_c l k$ ), the internal clock for the DDR controller ( $d d r_{-} c l k$ ), and the internal clock for the local bus interface unit (lbiu_clk).

The csb_clk frequency is derived from a complex set of factors that can be simplified into the following equation:

$$
c s b \_c l k=\{\text { PCI_SYNC_IN } \times(1+\text { CFG_CLKIN_DIV })\} \times \text { SPMF }
$$

In PCI host mode, PCI_SYNC_IN $\times(1+$ CFG_CLKIN_DIV $)$ is the CLKIN frequency.
The $c s b \_c l k$ serves as the clock input to the e 300 core. A second PLL inside the e 300 core multiplies the $c s b \_c l k$ frequency to create the internal clock for the e300 core (core_clk). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the MPC8349E Reference Manual for more information on the clock subsystem.

The internal $d d r \_c l k$ frequency is determined by the following equation:

$$
d d r_{-} c l k=c s b_{-} c l k \times(1+\mathrm{RCWL}[\mathrm{DDRCM}])
$$

$d d r_{-} c l k$ is not the external memory bus frequency; $d d r_{-} c l k$ passes through the DDR clock divider $(\div 2)$ to create the differential DDR memory bus clock outputs (MCK and $\overline{\mathrm{MCK}}$ ). However, the data rate is the same frequency as $d d r \_c l k$.

The internal lbiu_clk frequency is determined by the following equation:

$$
\left.l b i u \_c l k=c s b \_c l k \times(1+\text { RCWL[LBIUCM }]\right)
$$

lbiu_clk is not the external local bus frequency; lbiu_clk passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the $c s b \_c l k$ frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 53 specifies which units have a configurable clock frequency.

Table 53. Configurable Clock Units

| Unit | Default <br> Frequency | Options |
| :--- | :---: | :--- |
| TSEC1 | $c s b \_c l k / 3$ | Off, csb_clk, csb_clk/2,csb_clk/3 |
| TSEC2, I ${ }^{2} \mathrm{C} 1$ | $c s b \_c l k / 3$ | Off, csb_clk, csb_clk/2,csb_clk/3 |
| Security Core | $c s b \_c l k / 3$ | Off, csb_clk, csb_clk/2, csb_clk/3 |
| USB DR, USB MPH | $c s b \_c l k / 3$ | Off, csb_clk, csb_clk/2, csb_clk/3 |
| PCI and DMA complex | $c s b \_c l k$ | Off, csb_clk |

Table 54 provides the operating frequencies for the MPC8347E TBGA under recommended operating conditions (see Table 2).

Table 54. Operating Frequencies for TBGA

| Characteristic ${ }^{1}$ | 400 MHz | 533 MHz | 667 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: |
| e300 core frequency (core_clk) | 266-400 | 266-533 | 266-667 | MHz |
| Coherent system bus frequency (csb_clk) | 100-266 | 100-333 | 100-333 | MHz |
| DDR memory bus frequency (MCLK) ${ }^{2}$ | 100-133 | 100-133 | 100-166.67 | MHz |
| Local bus frequency (LCLKn) ${ }^{3}$ | 16.67-133 | 16.67-133 | 16.67-133 | MHz |
| PCI input frequency (CLKIN or PCI_CLK) | 25-66 | 25-66 | 25-66 | MHz |
| Security core maximum internal operating frequency | 133 | 133 | 166 | MHz |
| USB_DR, USB_MPH maximum internal operating frequency | 133 | 133 | 166 | MHz |

1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting csb_clk, MCLK, LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.
2 The DDR data rate is $2 x$ the DDR memory bus frequency.
3 The local bus frequency is $1 / 2,1 / 4$, or $1 / 8$ of the lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1 x or 2 x the csb_clk frequency (depending on RCWL[LBIUCM]).

Table 55 provides the operating frequencies for the MPC8347E PBGA under recommended operating conditions.

Table 55. Operating Frequencies for PBGA

| Characteristic ${ }^{1}$ | 266 MHz | 333 MHz | 400 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: |
| e300 core frequency (core_clk) | 200-266 | 200-333 | 200-400 | MHz |
| Coherent system bus frequency (csb_clk) | 100-266 |  |  | MHz |
| DDR memory bus frequency (MCLK) ${ }^{2}$ | 100-133 |  |  | MHz |
| Local bus frequency (LCLKn) ${ }^{3}$ | 16.67-133 |  |  | MHz |
| PCI input frequency (CLKIN or PCI_CLK) | 25-66 |  |  | MHz |
| Security core maximum internal operating frequency | 133 |  |  | MHz |
| USB_DR, USB_MPH maximum internal operating frequency | 133 |  |  | MHz |

1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting csb_clk, MCLK, LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.
2 The DDR data rate is $2 x$ the DDR memory bus frequency.
3 The local bus frequency is $1 / 2,1 / 4$, or $1 / 8$ of the lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1 x or 2 x the csb_clk frequency (depending on RCWL[LBIUCM]).

### 19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 56 shows the multiplication factor encodings for the system PLL.

Table 56. System PLL Multiplication Factors

| RCWL[SPMF] | System PLL Multiplication <br> Factor |
| :---: | :---: |
| 0000 | $\times 16$ |
| 0001 | Reserved |
| 0010 | $\times 2$ |
| 0011 | $\times 3$ |
| 0100 | $\times 4$ |
| 0101 | $\times 5$ |
| 0110 | $\times 6$ |
| 0111 | $\times 8$ |
| 1000 | $\times 9$ |
| 1001 | $\times 10$ |
| 1010 | $\times 11$ |
| 1011 | $\times 12$ |
| 1100 | $\times 13$ |
| 1101 | $\times 14$ |
| 1110 | $\times 15$ |
| 1111 |  |

As described in Section 19, "Clocking," the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 57 and Table 58 show the expected frequency values for the CSB frequency for select $c s b_{-} c l k$ to CLKIN/PCI_SYNC_IN ratios.

Table 57. CSB Frequency Options for Host Mode


Table 58. CSB Frequency Options for Agent Mode

${ }^{1}$ CFG_CLKIN_DIV doubles csb_clk if set high.
${ }^{2}$ CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

### 19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300 core clock (core_clk). Table 59 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 59 should be considered as reserved.

## NOTE

Core VCO frequency $=$ core frequency $\times$ VCO divider
VCO divider must be set properly so that the core VCO frequency is in the range of $800-1800 \mathrm{MHz}$.

Table 59. e300 Core PLL Configuration

| RCWL[COREPLL] |  |  | core_clk : csb_clk Ratio | VCO Divider ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0-1 | 2-5 | 6 |  |  |
| nn | 0000 | n | PLL bypassed (PLL off, csb_clk clocks core directly) | PLL bypassed (PLL off, csb_clk clocks core directly) |
| 00 | 0001 | 0 | 1:1 | 2 |
| 01 | 0001 | 0 | 1:1 | 4 |
| 10 | 0001 | 0 | 1:1 | 8 |
| 11 | 0001 | 0 | 1:1 | 8 |
| 00 | 0001 | 1 | 1.5:1 | 2 |
| 01 | 0001 | 1 | 1.5:1 | 4 |
| 10 | 0001 | 1 | 1.5:1 | 8 |
| 11 | 0001 | 1 | 1.5:1 | 8 |
| 00 | 0010 | 0 | 2:1 | 2 |
| 01 | 0010 | 0 | 2:1 | 4 |
| 10 | 0010 | 0 | 2:1 | 8 |
| 11 | 0010 | 0 | 2:1 | 8 |
| 00 | 0010 | 1 | 2.5:1 | 2 |
| 01 | 0010 | 1 | 2.5:1 | 4 |
| 10 | 0010 | 1 | 2.5:1 | 8 |
| 11 | 0010 | 1 | 2.5:1 | 8 |
| 00 | 0011 | 0 | 3:1 | 2 |
| 01 | 0011 | 0 | 3:1 | 4 |
| 10 | 0011 | 0 | 3:1 | 8 |
| 11 | 0011 | 0 | 3:1 | 8 |

1 Core VCO frequency = core frequency $\times \mathrm{VCO}$ divider. The VCO divider must be set properly so that the core VCO frequency is in the range of $800-1800 \mathrm{MHz}$.

### 19.3 Suggested PLL Configurations

Table 60 shows suggested PLL configurations for 33 and 66 MHz input clocks.

Table 60. Suggested PLL Configurations

| Ref No. ${ }^{1}$ | RCWL |  | 400 MHz Device |  |  | 533 MHz Device |  |  | 667 MHz Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SPMF | CORE PLL | Input Clock Freq $(\mathrm{MHz})^{2}$ | CSB <br> Freq <br> (MHz) | Core Freq (MHz) | Input <br> Clock <br> Freq $(\mathrm{MHz})^{2}$ | CSB <br> Freq <br> (MHz) | Core Freq (MHz) | Input <br> Clock <br> Freq <br> $(\mathrm{MHz})^{2}$ | CSB <br> Freq <br> (MHz) | Core Freq (MHz) |
| 33 MHz CLKIN/PCI_CLK Options |  |  |  |  |  |  |  |  |  |  |  |
| 922 | 1001 | 0100010 | - | - | - | - | - | 300 | 33 | 300 | 300 |
| 723 | 0111 | 0100011 | 33 | 233 | 350 | 33 | 233 | 350 | 33 | 233 | 350 |
| 604 | 0110 | 0000100 | 33 | 200 | 400 | 33 | 200 | 400 | 33 | 200 | 400 |
| 624 | 0110 | 0100100 | 33 | 200 | 400 | 33 | 200 | 400 | 33 | 200 | 400 |
| 803 | 1000 | 0000011 | 33 | 266 | 400 | 33 | 266 | 400 | 33 | 266 | 400 |
| 823 | 1000 | 0100011 | 33 | 266 | 400 | 33 | 266 | 400 | 33 | 266 | 400 |
| 903 | 1001 | 0000011 | - |  |  | - |  |  | 33 | 300 | 450 |
| 923 | 1001 | 0100011 | - |  |  | - |  |  | 33 | 300 | 450 |
| 704 | 0111 | 0000011 | - |  |  | 33 | 233 | 466 | 33 | 233 | 466 |
| 724 | 0111 | 0100011 | - |  |  | 33 | 233 | 466 | 33 | 233 | 466 |
| A03 | 1010 | 0000011 | - |  |  | - |  |  | 33 | 333 | 500 |
| 804 | 1000 | 0000100 | - |  |  | 33 | 266 | 533 | 33 | 266 | 533 |
| 705 | 0111 | 0000101 | - |  |  | - |  |  | 33 | 233 | 583 |
| 606 | 0110 | 0000110 | - |  |  | - |  |  | 33 | 200 | 600 |
| 904 | 1001 | 0000100 | - |  |  | - |  |  | 33 | 300 | 600 |
| 805 | 1000 | 0000101 | - |  |  | - |  |  | 33 | 266 | 667 |
| A04 | 1010 | 0000100 | - |  |  | - |  |  | 33 | 333 | 667 |
| 66 MHz CLKIN/PCI_CLK Options |  |  |  |  |  |  |  |  |  |  |  |
| 304 | 0011 | 0000100 | 66 | 200 | 400 | 66 | 200 | 400 | 66 | 200 | 400 |
| 324 | 0011 | 0100100 | 66 | 200 | 400 | 66 | 200 | 400 | 66 | 200 | 400 |
| 403 | 0100 | 0000011 | 66 | 266 | 400 | 66 | 266 | 400 | 66 | 266 | 400 |
| 423 | 0100 | 0100011 | 66 | 266 | 400 | 66 | 266 | 400 | 66 | 266 | 400 |
| 305 | 0011 | 0000101 | - |  |  | 66 | 200 | 500 | 66 | 200 | 500 |
| 503 | 0101 | 0000011 | - |  |  | - |  |  | 66 | 333 | 500 |
| 404 | 0100 | 0000100 | - |  |  | 66 | 266 | 533 | 66 | 266 | 533 |
| 306 | 0011 | 0000110 | - |  |  | - |  |  | 66 | 200 | 600 |
| 405 | 0100 | 0000101 | - |  |  | - |  |  | 66 | 266 | 667 |
| 504 | 0101 | 0000100 | - |  |  | - |  |  | 66 | 333 | 667 |

[^0]
## 20 Thermal

This section describes the thermal specifications of the MPC8347E.

### 20.1 Thermal Characteristics

Table 61 provides the package thermal characteristics for the $67235 \times 35 \mathrm{~mm}$ TBGA of the MPC8347E.
Table 61. Package Thermal Characteristics for TBGA

| Characteristic | Symbol | Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Junction-to-ambient natural convection on single-layer board (1s) | $\mathrm{R}_{\theta \mathrm{JA}}$ | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |
| Junction-to-ambient natural convection on four-layer board (2s2p) | $\mathrm{R}_{\text {өJMA }}$ | 11 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Junction-to-ambient (@ $200 \mathrm{ft} / \mathrm{min}$ ) on single-layer board (1s) | $\mathrm{R}_{\text {өJMA }}$ | 11 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Junction-to-ambient (@200 ft/min) on four-layer board (2s2p) | $\mathrm{R}_{\text {өJMA }}$ | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Junction-to-ambient (@ $2 \mathrm{~m} / \mathrm{s}$ ) on single-layer board (1s) | $\mathrm{R}_{\text {өJMA }}$ | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Junction-to-ambient (@ $2 \mathrm{~m} / \mathrm{s}$ ) on four-layer board (2s2p) | $\mathrm{R}_{\text {өJMA }}$ | 7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Junction-to-board thermal | $\mathrm{R}_{\theta \text { JB }}$ | 3.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4 |
| Junction-to-case thermal | $\mathrm{R}_{\text {өJC }}$ | 1.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 5 |
| Junction-to-package natural convection on top | $\Psi_{J T}$ | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 6 |

## Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal, $1 \mathrm{~m} / \mathrm{s}$ is approximately equal to 200 linear feet per minute (LFM).
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 62 provides the package thermal characteristics for the $62029 \times 29 \mathrm{~mm}$ PBGA of the MPC8347E.
Table 62. Package Thermal Characteristics for PBGA

| Characteristic | Symbol | Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Junction-to-ambient natural convection on single-layer board (1s) | $R_{\theta J A}$ | 21 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |
| Junction-to-ambient natural convection on four-layer board (2s2p) | $\mathrm{R}_{\theta \mathrm{JMA}}$ | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Junction-to-ambient (@ 200 ft/min) on single-layer board (1s) | $\mathrm{R}_{\theta \mathrm{JJMA}}$ | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p) | $\mathrm{R}_{\theta \mathrm{JMA}}$ | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Junction-to-board thermal | $\mathrm{R}_{\theta \mathrm{JJB}}$ | 6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4 |

MPC8347E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Table 62. Package Thermal Characteristics for PBGA (continued)

| Characteristic | Symbol | Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Junction-to-case thermal | $\mathrm{R}_{\theta \mathrm{JC}}$ | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 5 |
| Junction-to-package natural convection on top | $\psi_{J T}$ | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 6 |

## Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

### 20.2 Thermal Management Information

For the following sections, $\mathrm{P}_{\mathrm{D}}=\left(\mathrm{V}_{\mathrm{DD}} \times \mathrm{I}_{\mathrm{DD}}\right)+\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ where $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is the power dissipation of the $\mathrm{I} / \mathrm{O}$ drivers. See Table 5 for I/O power dissipation values.

### 20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, $\mathrm{T}_{\mathrm{J}}$, can be obtained from the equation:

$$
T_{J}=T_{A}+\left(R_{\theta J A} \times P_{D}\right)
$$

where:
$T_{J}=$ junction temperature $\left({ }^{\circ} \mathrm{C}\right)$
$T_{A}=$ ambient temperature for the package $\left({ }^{\circ} \mathrm{C}\right)$
$R_{\theta J A}=$ junction-to-ambient thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$P_{D}=$ power dissipation in the package (W)
The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}$ ) are possible.

### 20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10
surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$
T_{J}=T_{A}+\left(R_{\theta J A} \times P_{D}\right)
$$

where:
$T_{J}=$ junction temperature $\left({ }^{\circ} \mathrm{C}\right)$
$T_{A}=$ ambient temperature for the package $\left({ }^{\circ} \mathrm{C}\right)$
$R_{\theta J A}=$ junction-to-ambient thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$P_{D}=$ power dissipation in the package (W)
When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

### 20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter ( $\Psi_{J T}$ ) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$
T_{J}=T_{T}+\left(\Psi_{J T} \times P_{D}\right)
$$

where:

$$
\begin{aligned}
& T_{J}=\text { junction temperature }\left({ }^{\circ} \mathrm{C}\right) \\
& T_{T}=\text { thermocouple temperature on top of package }\left({ }^{\circ} \mathrm{C}\right) \\
& \Psi_{J T}=\text { junction-to-ambient thermal resistance }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& P_{D}=\text { power dissipation in the package }(\mathrm{W})
\end{aligned}
$$

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$
R_{\theta J A}=R_{\theta J C}+R_{\theta C A}
$$

MPC8347E PowerQUICCTM II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Thermal
where:

$$
\begin{aligned}
& R_{\theta J A}=\text { junction-to-ambient thermal resistance }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& R_{\theta J C}=\text { junction-to-case thermal resistance }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& R_{\theta C A}=\text { case-to-ambient thermal resistance }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)
\end{aligned}
$$

$R_{\theta J C}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta C A}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

The thermal performance of devices with heat sinks has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Table 63 and Table 64 show heat sink thermal resistance for TBGA and PBGA of the MPC8347E.
Table 63. Heat Sink and Thermal Resistance of MPC8347E (TBGA)

| Heat Sink Assuming Thermal Grease | Air Flow | $\mathbf{3 5 \times 3 5} \mathbf{~ m m ~ T B G A ~}$ |
| :--- | :---: | :---: |
|  |  | Thermal Resistance |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | Natural convection | 10 |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 6.5 |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 5.6 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | Natural convection | 8.4 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 4.7 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 4 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | Natural convection | 5.7 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 3.5 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 2.7 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | Natural convection | 6.7 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | $1 \mathrm{~m} / \mathrm{s}$ | 4.1 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | $2 \mathrm{~m} / \mathrm{s}$ | 2.8 |
| MEI, $75 \times 85 \times 12 \mathrm{~mm}$, adjacent board, 40 mm side bypass | $1 \mathrm{~m} / \mathrm{s}$ | 3.1 |

Table 64. Heat Sink and Thermal Resistance of MPC8347E (PBGA)

| Heat Sink Assuming Thermal Grease | Air Flow | $\mathbf{2 9 \times 2 9 \mathbf { m m } \text { PBGA }}$ |
| :--- | :---: | :---: |
|  |  | Thermal Resistance |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | Natural convection | 13.5 |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 9.6 |

Table 64. Heat Sink and Thermal Resistance of MPC8347E (PBGA) (continued)

| Heat Sink Assuming Thermal Grease | Air Flow | $\mathbf{2 9 \times 2 9 \mathrm { mm } \text { PBGA }}$ |
| :--- | :---: | :---: |
|  |  |  |
| AAVID $30 \times 30 \times 9.4 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 8.8 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | Natural convection | 11.3 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 8.1 |
| AAVID $31 \times 35 \times 23 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 7.5 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | Natural convection | 9.1 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | $1 \mathrm{~m} / \mathrm{s}$ | 7.1 |
| Wakefield, $53 \times 53 \times 25 \mathrm{~mm}$ pin fin | $2 \mathrm{~m} / \mathrm{s}$ | 6.5 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | Natural convection | 10.1 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | $1 \mathrm{~m} / \mathrm{s}$ | 7.7 |
| MEI, $75 \times 85 \times 12 \mathrm{no}$ adjacent board, extrusion | $2 \mathrm{~m} / \mathrm{s}$ | 6.6 |
| MEI, $75 \times 85 \times 12 \mathrm{~mm}$, adjacent board, 40 mm side bypass | $1 \mathrm{~m} / \mathrm{s}$ | 6.9 |

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:
Aavid Thermalloy
603-224-9988
80 Commercial St.
Concord, NH 03301
Internet: www.aavidthermalloy.com
Alpha Novatech
408-567-8082
473 Sapena Ct. \#12
Santa Clara, CA 95054
Internet: www.alphanovatech.com
International Electronic Research Corporation (IERC) 818-842-7277
413 North Moss St.
Burbank, CA 91502
Internet: www.ctscorp.com
Millennium Electronics (MEI) 408-436-8770
Loroco Sites
671 East Brokaw Road
San Jose, CA 95112
Internet: www.mei-thermal.com

Tyco Electronics
800-522-2800
Chip Coolers ${ }^{\text {TM }}$
P.O. Box 3668

Harrisburg, PA 17105-3668
Internet: www.chipcoolers.com
Wakefield Engineering
603-635-5102
33 Bridge St.
Pelham, NH 03076
Internet: www.wakefield.com
Interface material vendors include the following:
Chomerics, Inc.
781-935-4850
77 Dragon Ct.
Woburn, MA 01801
Internet: www.chomerics.com
Dow-Corning Corporation
800-248-2481
Dow-Corning Electronic Materials
P.O. Box 994

Midland, MI 48686-0997
Internet: www.dowcorning.com
Shin-Etsu MicroSi, Inc.
888-642-7674
10028 S. 51st St.
Phoenix, AZ 85044
Internet: www.microsi.com
The Bergquist Company
800-347-4572
18930 West 78th St.
Chanhassen, MN 55317
Internet: www.bergquistcompany.com

### 20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force ( 4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

### 20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally

MPC8347E PowerQUICC ${ }^{\text {TM }}$ II Pro Integrated Host Processor Hardware Specifications, Rev. 10
required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$
T_{J}=T_{C}+\left(R_{\theta J C} \times P_{D}\right)
$$

where:

```
\(T_{J}=\) junction temperature \(\left({ }^{\circ} \mathrm{C}\right)\)
\(T_{C}=\) case temperature of the package \(\left({ }^{\circ} \mathrm{C}\right)\)
\(R_{\theta J C}=\) junction-to-case thermal resistance \(\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)
\(P_{D}=\) power dissipation (W)
```


## 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8347E.

### 21.1 System Clocking

The MPC8347E includes two PLLs.

1. The platform PLL $\left(\mathrm{AV}_{\mathrm{DD}} 1\right)$ generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."
2. The e 300 core PLL $\left(\mathrm{AV}_{\mathrm{DD}}{ }^{2}\right)$ generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2, "Core PLL Configuration."

### 21.2 PLL Power Supply Filtering

Each PLL gets power through independent power supply pins $\left(\mathrm{AV}_{\mathrm{DD}} 1, \mathrm{AV}_{\mathrm{DD}} 2\right.$, respectively). The $A V_{D D}$ level should always equal to $V_{D D}$, and preferably these voltages are derived directly from $V_{D D}$ through a low frequency filter scheme.

There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in Figure 41, one to each of the five $\mathrm{AV}_{\mathrm{DD}}$ pins. Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.
The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz . It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the specific $A V_{D D}$ pin being supplied. It should be possible to route directly from the capacitors to the $A V_{D D}$ pin, which is on the periphery of package, without the inductance of vias.
Figure 41 shows the PLL power supply filter circuit.


Figure 41. PLL Power Supply Filter Circuit

### 21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8347E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8347E system, and the MPC8347E itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each $V_{D D}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, and $\mathrm{LV}_{\mathrm{DD}}$ pin of the MPC8347E. These capacitors should receive their power from separate $V_{D D}, O V_{D D}, G V_{D D}, L V_{D D}$, and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.
These capacitors should have a value of 0.01 or $0.1 \mu \mathrm{~F}$. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.
In addition, distribute several bulk storage capacitors around the PCB , feeding the $\mathrm{V}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, and $\mathrm{LV}_{\mathrm{DD}}$ planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are $100-330 \mu \mathrm{~F}$ (AVX TPS tantalum or Sanyo OSCON).

### 21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to $\mathrm{OV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, or $\mathrm{LV}_{\mathrm{DD}}$ as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.
Power and ground connections must be made to all external $\mathrm{V}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}, \mathrm{LV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$, and GND pins of the MPC8347E.

### 21.5 Output Buffer DC Impedance

The MPC8347E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for $\mathrm{I}^{2} \mathrm{C}$ ).

To measure $\mathrm{Z}_{0}$ for the single-ended drivers, an external resistor is connected from the chip pad to $\mathrm{OV}_{\mathrm{DD}}$ or GND. Then the value of each resistor is varied until the pad voltage is $\mathrm{OV}_{\mathrm{DD}} / 2$ (see Figure 42). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and $R_{P}$ is trimmed until the voltage at the pad equals $\mathrm{OV}_{\mathrm{DD}} / 2 . \mathrm{R}_{\mathrm{P}}$ then becomes the resistance of the pull-up devices. $\mathrm{R}_{\mathrm{P}}$ and $\mathrm{R}_{\mathrm{N}}$ are designed to be close to each other in value. Then, $\mathrm{Z}_{0}=\left(\mathrm{R}_{\mathrm{P}}+\mathrm{R}_{\mathrm{N}}\right) / 2$.


Figure 42. Driver Impedance Measurement
Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $\mathrm{V}_{1}=\mathrm{R}_{\text {source }} \times \mathrm{I}_{\text {source. }}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value $\mathrm{R}_{\text {term }}$. The measured voltage is $\mathrm{V}_{2}=\left(1 /\left(1 / \mathrm{R}_{1}+1 / \mathrm{R}_{2}\right)\right) \times \mathrm{I}_{\text {source }}$. Solving for the output impedance gives $\mathrm{R}_{\text {source }}=\mathrm{R}_{\text {term }} \times\left(\mathrm{V}_{1} / \mathrm{V}_{2}-1\right)$. The drive current is then $I_{\text {source }}=V_{1} / R_{\text {source }}$.
Table 65 summarizes the signal impedance targets. The driver impedance are targeted at minimum $\mathrm{V}_{\mathrm{DD}}$, nominal $\mathrm{OV}_{\mathrm{DD}}, 105^{\circ} \mathrm{C}$.

Table 65. Impedance Characteristics

| Impedance | Local Bus, Ethernet, <br> DUART, Control, <br> Configuration, Power <br> Management | PCI Signals <br> (Not Including PCI <br> Output Clocks) | PCI Output Clocks <br> (Including <br> PCI_SYNC_OUT) | DDR DRAM | Symbol | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 42 Target | 25 Target | 42 Target | 20 Target | $\mathrm{Z}_{0}$ | $\Omega$ |
|  | 42 Target | 25 Target | 42 Target | 20 Target | $\mathrm{Z}_{0}$ | $\Omega$ |
| Differential | NA | NA | NA | NA | $\mathrm{Z}_{\text {DIFF }}$ | $\Omega$ |

Note: Nominal supply voltages. See Table $1, \mathrm{~T}_{\mathrm{j}}=105^{\circ} \mathrm{C}$.

### 21.6 Configuration Pin Multiplexing

The MPC8347E power-on configuration options can be set through external pull-up or pull-down resistors of $4.7 \mathrm{k} \Omega$ on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.
However, while $\overline{\text { HRESET }}$ is asserted, these pins are treated as inputs, and the value on these pins is latched when PORESET deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with
the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

### 21.7 Pull-Up Resistor Requirements

The MPC8347E requires high resistance pull-up resistors ( $10 \mathrm{k} \Omega$ is recommended) on open-drain pins, including I ${ }^{2} \mathrm{C}$ pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, PowerQUICC ${ }^{\text {TM }}$ Design Checklist.

## 22 Document Revision History

Table 66 provides a revision history of this document.
Table 66. Document Revision History

| Revision | Date | Substantive Change(s) |
| :---: | :---: | :---: |
| 10 | 4/2007 | In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row. <br> In Figure 20, "Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)," updated LALE time line. <br> In Table 54, "Operating Frequencies for TBGA," added column for 400 MHz . <br> In Section 21.7, "Pull-Up Resistor Requirements," deleted last two paragraphs and after first paragraph, added a new paragraph. <br> Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection." |
| 9 | 3/2007 | In Table 54, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (csb_clk)' row, changed the value in the 533 MHz column to 100-333. <br> In Table 60, "Suggested PLL Configurations," under the subhead, ' 33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804 . Under the subhead ' 66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110. <br> In Section 23, "Ordering Information," replaced first paragraph and added a note. <br> In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced first paragraph. |
| 8 | 2/2007 | Page 1, updated first paragraph to reflect PowerQUICC II information. Updated note after second paragraph. <br> In the features list in Section 1, "Overview," corrected DDR data rate to show: <br> - 266 MHz for PBGA parts for all silicon revisions <br> - 333 MHz for DDR for TBGA parts for silicon Rev. 1.x <br> In Table 5, "MPC8347E Typical I/O Power Dissipation," added GV $1.8-\mathrm{V}$ values for DDR2; added table footnote to designate rates that apply only to the TBGA package. <br> In Figure 43, "JTAG Interface Connection," updated with new figure. <br> In Section 23, "Ordering Information," replicated note from document introduction. <br> In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced third sentence of first paragraph directing customer to product summary page for available frequency configuration parts. Updated back page information. |
| 7 | 8/2006 | Changed all references to revision 2.0 silicon to revision 3.0 silicon. Changed $\mathrm{V}_{\mathrm{IH}}$ minimum value in Table 36, "JTAG Interface DC Electrical Characteristics," to $O V_{D D}-0.3$. <br> In Table 60, "Suggested PLL Configurations," deleted reference-number rows 902 and 703. |

Table 66. Document Revision History (continued)

| Revision | Date | Substantive Change(s) |
| :---: | :---: | :---: |
| 6 | 3/2006 | Section 2, "Electrical Characteristics," moved to second section and all other section, table, and figure numbering change accordingly. <br> Table 7, "CLKIN AC Timing Specifications:" Changed max rise and fall time from 1.2 to 2.3. <br> Table 22, "GMII Receive AC Timing Specifications:" Changed min t ${ }_{\text {TTKHDX }}$ from 0.5 to 1.0 . <br> Table 30, "MII Management AC Timing Specifications:" Changed max value of $\mathrm{t}_{\text {MDKHDX }}$ from 70 to 170. <br> Table 34, "Local Bus General Timing Parameters—DLL on:" Changed min tbivkh2 from 1.7 to 2.2. <br> Table 36, "JTAG interface DC Electrical Characteristics:" Changed $\mathrm{V}_{\mathrm{IH}}$ input high voltage min to 2.0. <br> Table 54, "Operating Frequencies for TBGA:" <br> - Updated TBD values. <br> - Changed maximum coherent system bus frequency for TBGA 667-MHz device to 333 MHz . <br> Table 55, "Operating Frequencies for PBGA:" <br> - Updated TBD values. <br> - Changed PBGA maximum coherent system bus frequency to 266 MHz , and maximum DDR memory bus frequency to 133 MHz . <br> Table 60, "Suggested PLL Configurations": Removed some values from suggested PLL configurations for reference numbers 902, 922, 903, and 923. <br> Table 67, "Part Numbering Nomenclature": Updated TBD values in note 1. <br> Added Table 68, "SVR Settings." <br> Added Section 23.2, "Part Marking." |
| 5 | 10/2005 | In Table 57, updated AAVID 30x30x9.4 mm Pin Fin (natural convection) junction-to-ambient thermal resistance, from 11 to 10. |
| 4 | 9/2005 | Added Table 2, "MPC8347E Typical I/O Power Dissipation." |
| 3 | 8/2005 | Table 1: Updated values for power dissipation that were TBD in Revision 2. |
| 2 | 5/2005 | Table 1: Typical values for power dissipation are changed to TBD. <br> Table 48: Footnote numbering was wrong. THERM0 should have footnote 9 instead of 8. |
| 1 | 4/2005 | Table 1: Addition of note 1 <br> Table 48: Addition of Therm0 (K32) <br> Table 49: Addition of Therm0 (B15) |
| 0 | 4/2005 | Initial release. |

## 23 Ordering Information

This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

## NOTE

The information in this document is accurate for revision 1.1 silicon and earlier. For information on revision 3.0 silicon and later versions (orderable part numbers ending with A or B), see the MPC8347EA PowerQUICC ${ }^{\text {тм }} I I$ Pro Integrated Host Processor Hardware Specifications (Document Order No. MPC8347EAEC).

### 23.1 Part Numbers Fully Addressed by This Document

Table 67 shows an analysis of the Freescale part numbering nomenclature for the MPC8347E. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the MPC8347E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

Table 67. Part Numbering Nomenclature

| MPC | nnnn | $e$ | $t$ | $p p$ | aa | $a$ | $r$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Product Code | Part Identifier | Encryption Acceleration | Temperature ${ }^{1}$ Range | Package ${ }^{2}$ | Processor Frequency ${ }^{3}$ | Platform Frequency | Revision Level |
| MPC | 8347 | $\begin{aligned} & \text { Blank }=\text { Not } \\ & \text { included } \\ & E=\text { included } \end{aligned}$ | $\begin{aligned} & \text { Blank }=0 \text { to } 105^{\circ} \mathrm{C} \\ & \mathrm{C}=-40 \text { to } 105^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{ZU}=\mathrm{TBGA} \\ \mathrm{VV}=\mathrm{PB} \text { free } \mathrm{TBGA} \\ \mathrm{ZQ}=\mathrm{PBGA} \\ \mathrm{VR}=\mathrm{PB} \text { Free } \mathrm{PBGA} \end{gathered}$ | e300 core <br> speed <br> $A D=266$ <br> $A G=400$ <br> $A J=533$ <br> $A L=667$ | $\begin{aligned} & \mathrm{D}=266 \\ & \mathrm{~F}=333 \end{aligned}$ | $\begin{gathered} \text { Blank }=1.1 \\ \text { or } 1.0 \end{gathered}$ |

## Notes:

1. For temperature range $=C$, processor frequency is limited to 400 with a platform frequency of 266.
2. See Section 18, "Package and Pin Listings," for more information on available package types.
3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

Table 68 shows the SVR settings by device and package type.
Table 68. SVR Settings

| Device | Package | SVR (Rev. 1.0) |
| :---: | :---: | :---: |
| MPC8347E | TBGA | $8052 \_0010$ |
| MPC8347 | TBGA | $8053 \_0010$ |
| MPC8347E | PBGA | $8054 \_0010$ |
| MPC8347 | PBGA | 8055_0010 |

### 23.2 Part Marking

Parts are marked as in the example shown in Figure 43.


Figure 43. Freescale Part Marking for TBGA or PBGA Devices

THIS PAGE INTENTIONALLY LEFT BLANK

## THIS PAGE INTENTIONALLY LEFT BLANK

## How to Reach Us:

## Home Page:

www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120191014 or
+81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor @hibbertgroup.com


[^0]:    1 The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4-15 associated with the SPMF and COREPLL settings given in the table.
    2 The input clock is CLKIN for PCI host mode or PCI CLK for PCI agent mode.

