#### 查询MPC8247供应商 Freescale Semiconductor Birc, 24小时加急出货

Advance Information

MPC8272EC Rev. 0.2 12/2003

MPC8272 PowerQUICC II™ Family Hardware Specifications





This hardware specification contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC8272 family of devices—the MPC8272, the MPC8248, the MPC8271, and the MPC8247. These devices are .13µm (HiP7) members of the PowerQUICC II<sup>TM</sup> family of integrated communications processors. They include on a single chip a 32-bit PowerPC core that incorporates memory management units (MMUs) and instruction and data caches and that implements the PowerPC instruction set; a modified communications processor module (CPM); and an integrated security engine (SEC) for encryption (the MPC8272 and the MPC8248 only).

All four devices are collectively referred to throughout this hardware specification as 'the MPC8272' unless otherwise noted. The following topics are addressed:

Торіс	Page
Section 1, "Overview"	2
Section 2, "Operating Conditions"	7
Section 3, "DC Electrical Characteristics"	8
Section 4, "Thermal Characteristics"	11
Section 5, "Power Dissipation"	14
Section 6, "AC Electrical Characteristics"	14
Section 7, "Clock Configuration Modes"	22
Section 8, "Pinout"	39
Section 9, "Package"	51
Section 10, "Ordering Information"	53
Section 11, "Document Revision History"	53



#### Overview

## 1 Overview

Table 1 shows the functionality supported by each device in the MPC8272 family.

Table 1. MPC8272 PowerQUICC II Family Functionality

	Devices					
	MPC8272	MPC8248	MPC8271	MPC8247		
Package <sup>1</sup>		516 F	PBGA			
s)	3	3	3	3		
	Yes	Yes	Yes	Yes		
	2	2	2	2		
	16	16	16	16		
	16	16	16	16		
	2	2	2	2		
	1	0	1	0		
	0	0	0	0		
	Yes	Yes	Yes	Yes		
	_	_	_	_		
	_	_	_	_		
Universal serial bus (USB) 2.0 full/low rate			1	1		
	Yes	Yes	_	_		
	5)	Package 1  S) 3  Yes  2  16  16  2  1  0  Yes  —  te 1	Package 1	Package 1         516 PBGA           S)         3         3         3         3         3         Yes         Yes		

<sup>&</sup>lt;sup>1</sup> Refer to Table 2.

Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in Table 2. For package ordering information, refer to Section 10, "Ordering Information."

Table 2. MPC8272 PowerQUICC II Device Packages

Code (Package)	VR ZQ (516 PBGA—Lead free) (516 PBGA—Lead sphere)	
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
Device	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ

Figure 1 shows the block diagram of the MPC8272.




Figure 1. Block Diagram

#### 1.1 Features

The major features of the MPC8272 are as follows:

- Dual-issue integer (G2\_LE) core
  - A core version of the MPC603e microprocessor
  - System core microprocessor supporting frequencies of 266-400 MHz
  - Separate 16-Kbyte data and instruction caches:
    - Four-way set associative
    - Physically addressed
    - LRU replacement algorithm
  - PowerPC architecture-compliant memory management unit (MMU)
  - Common on-chip processor (COP) test interface
  - Supports bus snooping for cache coherency
  - Floating-point unit (FPU) supports floating-point arithmetic
  - Support for cache locking
- Low-power consumption
- Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)

#### Overview

- Separate PLLs for G2\_LE core and for the communications processor module (CPM)
  - G2\_LE core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5:5:1, 6:1, 7:1, and 8:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, and 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs—up to two external masters
  - Supports single transfers and burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
  - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- Eight bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
  - Byte write enables
  - 32-bit address decodes with programmable bank size
  - Three user programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
  - Byte selects for 64-bit bus width (60x)
  - Dedicated interface logic for SDRAM
- Disable CPU mode
- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
  - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
  - Interfaces to G2\_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 Kbyte plus 4Kbyte dedicated instruction RAM.)

Overview

- Universal serial bus (USB) controller
  - Supports USB 2.0 full/low rate compatible
  - USB host mode
    - Supports control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - NRZI encoding/decoding with bit stuffing
    - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
    - Flexible data buffers with multiple buffers per frame
    - Supports local loopback mode for diagnostics (12 Mbps only)
  - Supports USB slave mode
    - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - CRC5 checking
    - NRZI encoding/decoding with bit stuffing
    - 12- or 1.5-Mbps data rate
    - Flexible data buffers with multiple buffers per frame
    - Automatic retransmission upon transmit error
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Two fast communication controllers (FCCs) supporting the following protocols:
    - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
    - Transparent
    - HDLC—up to T3 rates (clear channel)
    - One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
  - Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
    - Ethernet/IEEE 802.3 CDMA/CS
    - HDLC/SDLC and HDLC bus
    - Universal asynchronous receiver transmitter (UART)
    - Synchronous UART
    - Binary synchronous (BiSync) communications
    - Transparent
    - QUICC multichannel controller (QMC) up to 64 channels
      - Independent transmit and receive routing, frame synchronization.
      - Serial-multiplexed (full-duplex) input/output 2048-, 1544-, and 1536-Kbps PCM highways

#### Overview

- Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
- Subchanneling on each time slot.
- Independent transmit and receive routing, frame synchronization and clocking
- Concatenation of any not necessarily consecutive time slots to channels independently for Rx/Tx
- Supports H1,H11, and H12 channels
- Allows dynamic allocation of channels
- SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
  - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
  - Transparent
  - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I<sup>2</sup>C controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
  - Supports one group of two TDM channels
  - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- PCI bridge
  - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI host bridge or peripheral capabilities
  - Includes four DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
  - Supports the I<sub>2</sub>O standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66-MHz, 3.3-V specification
  - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

**Operating Conditions** 

## 2 Operating Conditions

Table 3 shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings <sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 - 2.25	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 - 2.25	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 - 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	V
Junction temperature	Tj	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) - (+150)	°C

Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

Table 4 lists recommended operational voltage conditions.

Table 4. Recommended Operating Conditions <sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.45 – 1.60	V
PLL supply voltage	VCCSYN	1.45 – 1.60	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (-0.3) - 3.465	V
Junction temperature (maximum)	Tj	105 <sup>2</sup>	°C
Ambient temperature	T <sub>A</sub>	0-70 <sup>2</sup>	°C

Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.

#### NOTE: Core, PLL, and I/O Supply Voltages

VDDH, VCCSYN, and VDD must track each other and must vary in the same direction—either in the positive direction (+0.165 VDDH and +0.075 VDD) or in the negative direction (-0.165 VDDH and -0.075 VDD).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or  $V_{CC}$ ).

<sup>&</sup>lt;sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

Gaution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

<sup>&</sup>lt;sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

 $<sup>^2</sup>$  Note that for extended temperature parts the range is  $(\text{-}40)_{\text{T}_{\text{A}}}\text{--}\ 105_{\text{T}_{\text{j}}}.$ 

#### **DC Electrical Characteristics**

Figure 2 shows the undershoot and overshoot voltage of the 60x bus memory interface of the MPC8272. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

## 3 DC Electrical Characteristics

Table 5 shows DC electrical characteristics.

Table 5. DC Electrical Characteristics <sup>1</sup>

Characteristic	Symbol	Min	Max	Unit
Input high voltage— all inputs except TRST and PORESET <sup>2</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0.4	V
Input leakage current, V <sub>IN</sub> = VDDH <sup>3</sup>	I <sub>IN</sub>	_	10	μA
Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>3</sup>	I <sub>OZ</sub>	_	10	μA
Signal low input current, V <sub>IL</sub> = 0.8 V	IL	_	1	μΑ
Signal high input current, V <sub>IH</sub> = 2.0 V	I <sub>H</sub>	_	1	μΑ
Output high voltage, I <sub>OH</sub> = -2 mA except UTOPIA mode, and open drain pins  In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OH</sub> = -8.0mA PA[8–31] PB[18–31] PC[0–1,4–29] PD[7–25, 29–31]	V <sub>OH</sub>	2.4	_	V
In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA PA[8–31] PB[18–31] PC[0–1,4–29] PD[7–25, 29–31]	V <sub>OL</sub>	_	0.5	V

## Freescale Semiconductor, Inc. DC Electrical Characteristics

Table 5. DC Electrical Characteristics <sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 6.0mA  BR  BG/IRQ6  ABB/IRQ2  TS  A[0-31]  TT[0-4]  TBST  TSIZE[0-3]  AACK  ARTRY  DBG/IRQ7  DBB/IRQ3  D[0-63]  IRQ3/CKSTP_OUT/EXT_BR3  IRQ4/CORE_SRESET/EXT_BG3  IRQ5/TBEN/EXT_DBG3/CINT  PSDVAL  TA  TEA  GBL/IRQ1  CI/BADDR29/IRQ2  WT/BADDR30/IRQ3  BADDR31/IRQ5/CINT  CPU_BR/INT_OUT  IRQ0/NMI_OUT  PORESET/PCI_RST  HRESET  SRESET	Vol		0.4	V
RSTCONF				

#### **DC Electrical Characteristics**

Table 5. DC Electrical Characteristics <sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
I_OL = 5.3mA	VoL		0.4	V

The default configuration of the CPM pins (PA[8–31], PB[18–31], PC[0–1,4–29], PD[7–25, 29–31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

 $<sup>^2</sup>$   $\,$  TRST and  $\,$  PORESET should be tied to VDDH via a 2K  $\Omega$  external pull-up resistor.

<sup>&</sup>lt;sup>3</sup> The leakage current is measured for nominal VDDH, VCCSYN, and VDD.

<sup>&</sup>lt;sup>4</sup> MPC8272 and MPC8271 only.

#### 4 Thermal Characteristics

Table 6 describes thermal characteristics. Refer to Table 2 for information on a given device's package. Discussions of each characteristic are provided in sections 4.1 through 4.7. For the these discussions,  $P_D = (V_{DD} \times I_{DD}) + PI/O$ , where PI/O is the power dissipation of the I/O drivers.

**Table 6. Thermal Characteristics** 

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—	$R_{ hetaJA}$	27	9 <b>C</b> A A I	Natural convection
single-layer board <sup>1</sup>	, AJA	21	°C/W	1 m/s
Junction-to-ambient—	ı	19	2000	Natural convection
four-layer board	$R_{ hetaJA}$	16	°C/W	1 m/s
Junction-to-board <sup>2</sup>	$R_{\theta JB}$	11	°C/W	_
Junction-to-case <sup>3</sup>	$R_{\theta JC}$	8	°C/W	_
Junction-to-package top <sup>4</sup>	$R_{ heta JT}$	2	°C/W	_

Assumes no thermal vias

## 4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

$$T_I = T_A + (R_{\theta IA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value which provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

**Thermal Characteristics** 

#### 4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta IC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

#### 4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_I = T_R + (R_{AIR} \times P_D)$$

where:

 $R_{\theta IB}$  = junction-to-board thermal resistance (°C/W)

 $T_R$  = board temperature (°C)

 $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.

#### 4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

**Thermal Characteristics** 

### 4.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter  $(\Psi_{JT})$  can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_I = T_T + (\Psi_{IT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 4.6 Layout Practices

Each  $V_{CC}$  pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F bypass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and ground should be kept to less than half an inch per capacitor lead. A four-layer board employing two inner layers as  $V_{CC}$  and GND planes is recommended.

All output pins on the MPC8272 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{\rm CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

### 4.7 References

Semiconductor Equipment and Materials International (415) 964-5111

805 East Middlefield Rd.

Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) Specifications 800-854-7179 or (Available from Global Engineering Documents) 303-397-7956

JEDEC Specifications http://www.jedec.org

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.

2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

## 5 Power Dissipation

Table 7 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink. For a complete list of possible clock configurations, refer to Section 7, "Clock Configuration Modes."

Table 7. Estimated Power Dissipation for Various Configurations <sup>1</sup>

	СРМ		CPU		P <sub>INT</sub> (\	V) <sup>2, 3</sup>
Bus (MHz)	Multiplication Factor	CPM (MHz)	CPU		Vddl 1.	5 Volts
	1 40101		1 actor		Nominal	Maximum
66.67	3	200	4	266	0.75	0.8
100	2	200	3	300	0.85	0.9
100	2	200	4	400	1	1.05

<sup>&</sup>lt;sup>1</sup> Test temperature = 105° C)

### **6** AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67-/83.33-/100-MHz MPC8272 devices. Note that AC timings are based on a 50-pf load. Typical output buffer impedances are shown in Table 8.

Table 8. Output Buffer Impedances <sup>1</sup>

Output Buffers	Typical Impedance ( $\Omega$ )
60x bus	45
Memory controller	45
Parallel I/O	45
PCI	25

<sup>&</sup>lt;sup>1</sup> These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

### 6.1 CPM AC Characteristics

Table 9 lists CPM output characteristics.

 $<sup>^{2}</sup>$  P<sub>INT</sub> = I<sub>DD</sub> x V<sub>DD</sub> Watts

<sup>&</sup>lt;sup>3</sup> Values do not include I/O. Add the following estimates for active I/O based on the following bus speeds:

<sup>66.7</sup> MHz = 0.35 W (nominal), 0.4 W (maximum)

<sup>83.3</sup> MHz = 0.4 W (nominal), 0.5 W (maximum)

<sup>100</sup> MHz = 0.5 W (nominal), 0.6 W (maximum)

#### **AC Electrical Characteristics**

Table 9. AC Characteristics for CPM Outputs <sup>1</sup>

Spec N	pec Number Characteristic				Value	e (ns)		
Max	Min		Maximum Delay		Mini	mum D	elay	
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	1	1	1
sp36b	sp37b	FCC outputs—external clock (NMSI)	14	12	12	2	2	2
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	19	16	16	1	0.5	0.5
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	19	16	16	2	2	2
sp40	sp41	TDM outputs/SI	14	12	12	5	3	3
sp42	sp43	TIMER/IDMA outputs	14	11	11	1	0.5	0.5
sp42a	sp43a	PIO outputs	14	11	11	0.5	0.5	0.5

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 10 lists CPM input characteristics.

Table 10. AC Characteristics for CPM Inputs <sup>1</sup>

Spec N	lumber	Characteristic			Value	e (ns)		
Setup	Hold			Setup			Hold	
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	8	8	0	0	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	2.5	2.5	2	2	2
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	16	0	0	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	4	2	2	2
sp20	sp21	TDM inputs/SI	7	5	5	4	3	3
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	8	0.5	0.5	0.5

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

#### **NOTE**

Although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

#### **AC Electrical Characteristics**

Figure 3 shows the FCC internal clock.




Figure 3. FCC Internal Clock Diagram

Figure 4 shows the FCC external clock.





Figure 4. FCC External Clock Diagram

#### **AC Electrical Characteristics**

Figure 5 shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram

Figure 6 shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




**Note**: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

#### **AC Electrical Characteristics**

Figure 7 shows TDM input and output signals.




Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram

Figure 8 shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

**AC Electrical Characteristics** 

#### 6.2 SIU AC Characteristics

Table 11 lists SIU input characteristics.

**NOTE: PCI AC Timing** 

The MPC8272 meets the timing requirements of *PCI Specification Revision 2.2*. Refer to Section 7, "Clock Configuration Modes" and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.

Table 11. AC Characteristics for SIU Inputs <sup>1</sup>

Spec N	lumber	Characteristic			Value	e (ns)				
Setup	Hold			Setup		Hold				
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz		
sp11	sp10	AACK/TA/TS/DBG/BG/BR	6	5	3.5	0.5	0.5	0.5		
sp11a	sp10	ARTRY/ TEA	6	5	4	0.5	0.5	0.5		
sp12	sp10	Data bus in normal mode	5	4	3.5	0.5	0.5	0.5		
sp13	sp10	Data bus in pipeline mode	5	4	2.5	0.5	0.5	0.5		
sp15	sp10	All other pins	5	4	3.5	0.5	0.5	0.5		

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Table 12 lists SIU output characteristics.

Table 12. AC Characteristics for SIU Outputs <sup>1</sup>

Spec N	lumber	Characteristic			Value (ns)						
Max	Min		Max	cimum D	elay	Minimum Delay					
			66 MHz	83 MHz	100 MHz	66 MHz	83 MHz	100 MHz			
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	1	1	1			
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	1	1	1			
sp33	sp30	Data bus <sup>2</sup>	6.5	6.5	5.5	0.5	0.5	0.5			
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	1	1	1			
sp35	sp30	All other signals	6	5.5	5.5	1	1	1			

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

#### NOTE

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing.

Figure 9 shows the interaction of several bus signals.

 $<sup>^2\,</sup>$  To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.

#### **AC Electrical Characteristics**





Figure 9. Bus Signals

Figure 10 shows signal behavior in MEMC mode.



#### **AC Electrical Characteristics**

#### **NOTE**

Generally, all MPC8272 bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 13.

**Table 13. Tick Spacing for Memory Controller Signals** 

PLL Clock Ratio	Tick Spacing (T1	Occurs at the Risin	g Edge of CLKin)
r LE Glock Katio	T2	Т3	T4
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin

Figure 11 is a representation of the information in Table 13.




Figure 11. Internal Tick Spacing for Memory Controller Signals

#### **NOTE**

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

**Clock Configuration Modes** 

## 7 Clock Configuration Modes

As shown in Table 14, the clocking mode is set according to two sources:

- PCI\_CFG[0]— An input signal. Also defined as "PCI\_HOST\_EN." Refer to the Chapter 6,
  "External Signals," and Chapter 9, "PCI Bridge," in the MPC8272 PowerQUICC II™ Family
  Reference Manual.
- PCI\_MODCK—Bit 27 in the Hard Reset Configuration Word. Refer to Chapter 5, "Reset," in the MPC8272 PowerOUICC II<sup>TM</sup> Family Reference Manual.

Table 14. MPC8272 Clocking Modes

Pi	ns	Clocking Mode	PCI Clock Frequency	Reference
PCI_CFG[0] 1	PCI_MODCK <sup>2</sup>	Olocking mode	Range (MHZ)	Kelerence
0	0	PCI host	50–66	Table 15
0	1		25–50	Table 16
1	0	PCI agent	50–66	Table 17
1	1		25–50	Table 18

<sup>7</sup> PCI\_HOST\_EN

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK\_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

#### **NOTE**

Clock configurations change only after PORESET is asserted.

#### **NOTE: Tval (Output Hold)**

The minimum Tval = 2 when PCI\_MODCK = 1, and the minimum Tval = 1 when PCI\_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

#### 7.1 PCI Host Mode

Table 15 and Table 16 show configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI host mode the input clock is the bus clock.

<sup>&</sup>lt;sup>2</sup> Determines PCI clock frequency range.

Table 15. Clock Configurations for PCI Host Mode (PCI\_MODCK=0) 1, 2

MODCK_H- MODCK[1-3]	Low	11:1-			CPU Multiplication	CPU Clock (MHz)		PCI Division	PCI Clock (MHz)		
<u>,                                     </u>		High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
	•		Defau	ılt Mod	es (MO	DCK_H=0000)					
0000_000	50.0	66.7	2	100.0	133.3	2.5	125.0	166.7	2	50.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7
0000_011	71.4	80.0	2.5	178.6	200.0	3.5	250.0	280.0	3	59.5	66.7
0000_100	62.5	80.0	2.5	156.3	200.0	4	250.0	320.0	3	52.1	66.7
0000_101	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_110			PCI hos	t mode	(PCI_N	1ODCK=1) only	refer to	Table '	16)		
0000_111	62.5	66.7	3	187.5	200.0	4	250.0	266.6	3	62.5	66.7
			F	ull Con	figurati	ion Modes					
0001_000	50.0	66.7	3	150.0	200.0	5	250.0	333.3	3	50.0	66.7
0001_001	50.0	66.7	3	150.0	200.0	6	300.0	400.0	3	50.0	66.7
0001_010	50.0	66.7	3	150.0	200.0	7	350.0	466.6	3	50.0	66.7
0001_011	50.0	66.7	3	150.0	200.0	8	400.0	533.3	3	50.0	66.7
L											
0010_000	50.0	66.7	4	200.0	266.6	5	250.0	333.3	4	50.0	66.7
0010_001	50.0	66.7	4	200.0	266.6	6	300.0	400.0	4	50.0	66.7
0010_010	50.0	66.7	4	200.0	266.6	7	350.0	466.6	4	50.0	66.7
0010_011	50.0	66.7	4	200.0	266.6	8	400.0	533.3	4	50.0	66.7
0010_100	75.0	100.0	4	300.0	400.0	5	375.0	500.0	6	50.0	66.7
0010_101	75.0	100.0	4	300.0	400.0	5.5	412.5	549.9	6	50.0	66.7
0010_110	75.0	100.0	4	300.0	400.0	6	450.0	599.9	6	50.0	66.7
0011_000	50.0	66.7	5	250.0	333.3	5	250.0	333.3	5	50.0	66.7
0011_001	50.0	66.7	5	250.0	333.3	6	300.0	400.0	5	50.0	66.7
0011_010	50.0	66.7	5	250.0	333.3	7	350.0	466.6	5	50.0	66.7
0011_011	50.0	66.7	5	250.0	333.3	8	400.0	533.3	5	50.0	66.7
0100_000						Reserved					
	50.0	66.7	6	300.0	400.0	6	300.0	400.0	6	50.0	66.7

Table 15. Clock Configurations for PCI Host Mode (PCI\_MODCK=0) 1, 2 (continued)

MODCK_H-MODCK[1-3] 0100_010 0100_011  0101_000 0101_001	50.0 50.0	High 66.7 66.7	Multiplication Factor <sup>4</sup>	<b>Low</b> 300.0	High	Multiplication Factor <sup>5</sup>			Division		
0100_011	50.0		_	300.0			Low	High	Factor	Low	High
0101_000		66.7	_	000.0	400.0	7	350.0	466.6	6	50.0	66.7
	50.0		6	300.0	400.0	8	400.0	533.3	6	50.0	66.7
0101 001		66.7	2	100.0	133.3	2.5	125.0	166.7	2	50.0	66.7
0.01_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0101_010		1	PCI hos	t mode	(PCI_N	1ODCK=1) only	refer to	Table	16)		
0101_011	62.5	66.7	2	125.0	133.3	4	250.0	266.6	2	62.5	66.7
0101_100	55.6	66.7	2	111.1	133.3	4.5	250.0	300.0	2	55.6	66.7
0101_101	83.3	111.1	3	250.0	333.3	3.5	291.7	388.9	5	50.0	66.7
<del>-</del>	83.3	111.1	3	250.0	333.3	4	333.3		5	50.0	66.7
0101_110											
0101_111	83.3	111.1	3	250.0	333.3	4.5	3/5.0	500.0	5	50.0	66.7
0110_000	60.0	80.0	2.5	150.0	200.0	2.5	150.0	200.0	3	50.0	66.7
0110_001	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7
0110_010	71.4	80.0	2.5	178.6	200.0	3.5	250.0	280.0	3	59.5	66.7
0110_011	62.5	80.0	2.5	156.3	200.0	4	250.0	320.0	3	52.1	66.7
0110_100	60.0	80.0	2.5	150.0	200.0	4.5	270.0	360.0	3	50.0	66.7
0110_101	60.0	80.0	2.5	150.0	200.0	5	300.0	400.0	3	50.0	66.7
0110_110	60.0	80.0	2.5	150.0	200.0	6	360.0	480.0	3	50.0	66.7
0111_000						Reserved					
0111_000	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0111_010	30.0	00.7				1ODCK=1) only				30.0	00.7
0111_010	62.5	66.7	3	187.5	· –	4		266.6	3	62.5	66.7
0111_011	55.6	66.7	3	166.7	200.0	4.5		300.0	3	55.6	66.7
			<u> </u>	<u> </u>	<u> </u>						
1000_000						Reserved					
1000_001	66.7	88.9	3	200.0	266.6	3	200.0	266.6	4	50.0	66.7
1000_010	71.4	88.9	3	214.3	266.6	3.5	250.0	311.1	4	53.6	66.7
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7

Table 15. Clock Configurations for PCI Host Mode (PCI\_MODCK=0) 1, 2 (continued)

MODCK[4, 3]	Bus Clock (MHz)		CPM	CPM Clock (MHz)		CPU  Multiplication	CPU Clock (MHz)		PCI	PCI Cloc (MHz)	
MODCK[1-3]	Low	High	Multiplication Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Division Factor	Low	High
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7
1001_000	57.1	76.2	3.5	200.0	266.6	2.5	142.9	190.5	4	50.0	66.7
1001_001	57.1	76.2	3.5	200.0	266.6	3	171.4	228.5	4	50.0	66.7
1001_010	71.4	76.2	3.5	250.0	266.6	3.5	250.0	266.6	4	62.5	66.7
1001_011	62.5	76.2	3.5	218.8	266.6	4	250.0	304.7	4	54.7	66.7
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7
1001 110	85.7	114.3	3.5	300.0	400.0	5.5	471.4		6	50.0	66.7
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3		6	50.0	66.7
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7
1010_110	100.0	133.3	2	200.0	266.6	3	300.0	400.0	4	50.0	66.7
1010_111	100.0	133.3	2	200.0	266.6	3.5	350.0	466.6	4	50.0	66.7
1011_000						Reserved					
1011_000	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7
1011_010	80.0	106.7	2.5	200.0	266.6	3		320.0	4	50.0	66.7
1011_010	80.0	106.7	2.5	200.0	266.6	3.5	280.0		4	50.0	66.7
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	320.0		4	50.0	66.7
1011_100	80.0	106.7	2.5	200.0	266.6	4.5	360.0		4	50.0	66.7

#### **Clock Configuration Modes**

Table 15. Clock Configurations for PCI Host Mode (PCI\_MODCK=0) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	l	Clock Hz)	CPU - Multiplication -		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1101_000	100.0	133.3	2.5	250.0	333.3	3	300.0	400.0	5	50.0	66.7
1101_001	100.0	133.3	2.5	250.0	333.3	3.5	350.0	466.6	5	50.0	66.7
1101_010	100.0	133.3	2.5	250.0	333.3	4	400.0	533.3	5	50.0	66.7
1101_011	100.0	133.3	2.5	250.0	333.3	4.5	450.0	599.9	5	50.0	66.7
1101_100	100.0	133.3	2.5	250.0	333.3	5	500.0	666.6	5	50.0	66.7
					•						
1101_101	125.0	166.7	2	250.0	333.3	3	375.0	500.0	5	50.0	66.7
1101_110	125.0	166.7	2	250.0	333.3	4	500.0	666.6	5	50.0	66.7
1110_000	100.0	133.3	3	300.0	400.0	3.5	350.0	466.6	6	50.0	66.7
1110_001	100.0	133.3	3	300.0	400.0	4	400.0	533.3	6	50.0	66.7
1110_010	100.0	133.3	3	300.0	400.0	4.5	450.0	599.9	6	50.0	66.7
1110_011	100.0	133.3	3	300.0	400.0	5	500.0	666.6	6	50.0	66.7
1110_100	100.0	133.3	3	300.0	400.0	5.5	550.0	733.3	6	50.0	66.7
					-						
1100_000						Reserved					
1100_001						Reserved					
1100_010						Reserved					

The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency guarantees the required minimum CPU operating frequency. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor ≤ 3, the minimum CPU frequency is 125 MHz or 150 MHz, as shown in the table. For modes with a CPU multiplication factor ≥ 3.5, the minimum CPU frequency is 250 MHz. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

<sup>&</sup>lt;sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. Refer to Table 16 for lower range configurations.

<sup>&</sup>lt;sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (refer to Section 5.4 in the *MPC8260 User's Manual*). MODCK[1-3] = three hardware configuration pins.

<sup>&</sup>lt;sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>&</sup>lt;sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

Table 16. Clock Configurations for PCI Host Mode (PCI\_MODCK=1) 1, 2

Mode <sup>3</sup>		Clock Hz)	CPM (MHz) Multiplication		CPU Multiplication	CPU Clock (MHz)		PCI Division	PCI Clock (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
		l	Defau	ılt Mod	es (MO	DCK_H=0000)		l .	1		
0000_000	50.0	100.0	2	100.0	200.0	2.5	125.0	250.0	4	25.0	50.0
0000_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0000_010	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0000_011	71.4	120.0	2.5	178.6	300.0	3.5	250.0	420.0	6	29.8	50.0
0000_100	62.5	120.0	2.5	156.3	300.0	4	250.0	480.0	6	26.0	50.0
0000_101	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0000_110	71.4	100.0	3	214.3	300.0	3.5	250.0	350.0	6	35.7	50.0
0000_111	62.5	100.0	3	187.5	300.0	4	250.0	400.0	6	31.3	50.0
	I	I.	F	ull Con	figurat	ion Modes		Į.			
0001_000	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
0001_001	50.0	100.0	3	150.0	300.0	6	300.0	600.0	6	25.0	50.0
0001_010	50.0	100.0	3	150.0	300.0	7	350.0	700.0	6	25.0	50.0
0001_011	50.0	100.0	3	150.0	300.0	8	400.0	800.0	6	25.0	50.0
			Į.					l .	1		
0010_000	50.0	100.0	4	200.0	400.0	5	250.0	500.0	8	25.0	50.0
0010_001	50.0	100.0	4	200.0	400.0	6	300.0	600.0	8	25.0	50.0
0010_010	50.0	100.0	4	200.0	400.0	7	350.0	700.0	8	25.0	50.0
0010_011	50.0	100.0	4	200.0	400.0	8	400.0	800.0	8	25.0	50.0
	!	!		!			ļ.	!			
0010_100	50.0	75.0	4	200.0	300.0	5	250.0	375.0	6	33.3	50.0
0010_101	45.5	75.0	4	181.8	300.0	5.5	250.0	412.5	6	30.3	50.0
0010_110	41.7	75.0	4	166.7	300.0	6	250.0	450.0	6	27.8	50.0
		•	1	•	•			•			
0011_000	50.0	50.0	5	250.0	250.0	5	250.0	250.0	5	50.0	50.0
0011_001	41.7	50.0	5	208.3	250.0	6	250.0	300.0	5	41.7	50.0
0011_010	35.7	50.0	5	178.6	250.0	7	250.0	350.0	5	35.7	50.0
0011_011	31.3	50.0	5	156.3	250.0	8	250.0	400.0	5	31.3	50.0
	•	•		•	•		•	•	-		
0100_000						Reserved					
0100_001	41.7	50.0	6	250.0	300.0	6	250.0	300.0	6	41.7	50.0

Table 16. Clock Configurations for PCI Host Mode (PCI\_MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>	Bus Clock (MHz)		CPM	1	Clock Hz)	CPU Multiplication	CPU Clock (MHz)		PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Multiplication Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
0100_010	35.7	50.0	6	214.3	300.0	7	250.0	350.0	6	35.7	50.0
0100_011	31.3	50.0	6	187.5	300.0	8	250.0	400.0	6	31.3	50.0
0101_000	50.0	100.0	2	100.0	200.0	2.5	125.0	250.0	4	25.0	50.0
0101_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0101_010	71.4	100.0	2	142.9	200.0	3.5	250.0	350.0	4	35.7	50.0
0101_011	62.5	100.0	2	125.0	200.0	4	250.0	400.0	4	31.3	50.0
0101_100	55.6	100.0	2	111.1	200.0	4.5	250.0	450.0	4	27.8	50.0
0101 101	71.4	83.3	3	214.3	250.0	3.5	250.0	291.7	5	42.9	50.0
0101_101								333.3			
	62.5	83.3	3	187.5	250.0	4			5	37.5	50.0
0101_111	55.6	83.3	3	166.7	250.0	4.5	250.0	375.0	5	33.3	50.0
0110_000	60.0	120.0	2.5	150.0	300.0	2.5	150.0	300.0	6	25.0	50.0
0110_001	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0110_010	71.4	120.0	2.5	178.6	300.0	3.5	250.0	420.0	6	29.8	50.0
0110_011	62.5	120.0	2.5	156.3	300.0	4	250.0	480.0	6	26.0	50.0
0110_100	60.0	120.0	2.5	150.0	300.0	4.5	270.0	540.0	6	25.0	50.0
0110_101	60.0	120.0	2.5	150.0	300.0	5	300.0	600.0	6	25.0	50.0
0110_110	60.0	120.0	2.5	150.0	300.0	6	360.0	720.0	6	25.0	50.0
0111_000						Reserved					
0111_000	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0111_010	71.4	100.0	3	214.3	300.0	3.5		350.0	6	35.7	50.0
0111_011	62.5	100.0	3	187.5	300.0	4	250.0		6	31.3	50.0
0111_100	55.6	100.0	3	166.7	300.0	4.5	250.0		6	27.8	50.0
	I	I					I	I	<u> </u>	I	
1000_000						Reserved					
1000_001	66.7	133.3	3	200.0	400.0	3	200.0	400.0	8	25.0	50.0
1000_010	71.4	133.3	3	214.3	400.0	3.5	250.0	466.7	8	26.8	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0

Table 16. Clock Configurations for PCI Host Mode (PCI\_MODCK=1) 1, 2 (continued)

1000_100 66 1000_101 66 1000_110 66 1001_000 1001_001 1001_010 7: 1001_011 66 1001_100 5:	71.4 1 562.5 1	High 133.3 133.3 133.3 114.3	Multiplication Factor 4  3 3 3	200.0 200.0 200.0	High 400.0 400.0 400.0	4.5 6 6.5	300.0 400.0 433.3	High 600.0 800.0 866.7	Bivision Factor 8 8 8	25.0 25.0 25.0	High 50.0 50.0
1000_101 66  1000_110 66  1001_000  1001_010 7: 1001_011 62  1001_100 5:	71.4 1 562.5 1	133.3 133.3 114.3	3 3	200.0	400.0	6 6.5	400.0	800.0	8	25.0	50.0
1000_110 60  1001_000  1001_001  1001_010 7:  1001_011 62  1001_100 5:	71.4 1 62.5 1	114.3	3			6.5					
1001_000 1001_001 1001_010 7: 1001_011 6: 1001_100 5: 1001_101 5:	71.4 1 62.5 1 57.1 1	114.3		200.0	400.0		433.3	866.7	8	25.0	50.0
1001_001 1001_010 7: 1001_011 6: 1001_100 5: 1001_101 5:	62.5 1 67.1 1		25								
1001_010 7: 1001_011 6: 1001_100 5: 1001_101 5:	62.5 1 67.1 1		25			Reserved					
1001_011 62 1001_100 57 1001_101 50	62.5 1 67.1 1		2.5			Reserved					
1001_100 57 1001_101 50	57.1 1	114.3	3.5	250.0	400.0	3.5	250.0	400.0	8	31.3	50.0
1001_101 50			3.5	218.8	400.0	4	250.0	457.1	8	27.3	50.0
_	-0.0	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_110 4	50.0   8	85.7	3.5	175.0	300.0	5	250.0	428.6	6	29.2	50.0
	15.5	85.7	3.5	159.1	300.0	5.5	250.0	471.4	6	26.5	50.0
1001_111 42	12.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
							<u> </u>				
1010_000 7	75.0 1	150.0	2	150.0	300.0	2		300.0	6	25.0	50.0
1010_001 7	75.0 1	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010 7	75.0 1	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011 7	75.0 1	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100 7	75.0 1	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
1010_101 10	00.0 2	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0
1010_110 10	00.0 2	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0
1010_111 10	00.0 2	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0
1011_000						Reserved					
	30.0 1	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010 80		160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
		160.0	2.5	200.0	400.0	3.5	280.0		8	25.0	50.0
		160.0	2.5	200.0	400.0	4	320.0		8	25.0	50.0
		160.0	2.5	200.0	400.0	4.5		720.0	8	25.0	50.0
1101_000 50	50.0 1	100.0	2.5	125.0	250.0	3	150.0	300.0	5	25.0	50.0

#### **Clock Configuration Modes**

Table 16. Clock Configurations for PCI Host Mode (PCI\_MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication – Factor <sup>4</sup>		Clock Hz)	CPU Multiplication Factor <sup>5</sup>		Clock Hz)	PCI Division		Clock Hz)	
MODCK_H- MODCK[1-3]	Low	High		Low	High		Low	High	Factor	Low	High	
1101_001	71.4	100.0	2.5	178.6	250.0	3.5	250.0	350.0	5	35.7	50.0	
1101_010	62.5	100.0	2.5	156.3	250.0	4	250.0	400.0	5	31.3	50.0	
1101_011	55.6	100.0	2.5	138.9	250.0	4.5	250.0	450.0	5	27.8	50.0	
1101_100	50.0	100.0	2.5	125.0	250.0	5	250.0	500.0	5	25.0	50.0	
										'		
1101_101	62.5	125.0	2	125.0	250.0	3	187.5	375.0	5	25.0	50.0	
1101_110	62.5	125.0	2	125.0	250.0	4	250.0	500.0	5	25.0	50.0	
1110_000	71.4	100.0	3	214.3	300.0	3.5	250.0	350.0	6	35.7	50.0	
1110_001	62.5	100.0	3	187.5	300.0	4	250.0	400.0	6	31.3	50.0	
1110_010	55.6	100.0	3	166.7	300.0	4.5	250.0	450.0	6	27.8	50.0	
1110_011	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0	
1110_100	50.0	100.0	3	150.0	300.0	5.5	275.0	550.0	6	25.0	50.0	
			ı	1					1	1	1	
1100_000						Reserved						
1100_001		Reserved										
1100_010						Reserved						

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency guarantees the required minimum CPU operating frequency. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor ≤ 3, the minimum CPU frequency is 125 MHz or 150 MHz, as shown in the table. For modes with a CPU multiplication factor ≥ 3.5, the minimum CPU frequency is 250 MHz. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

#### 7.2 PCI Agent Mode

Table 17 and Table 18 show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

<sup>&</sup>lt;sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. Refer to Table 15 for higher range configurations.

MODCK\_H = hard reset configuration word [28–31] (refer to Section 5.4 in the MPC8260 User's Manual). MODCK[1-3] = three hardware configuration pins.

<sup>&</sup>lt;sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>&</sup>lt;sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

Table 17. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0) 1, 2

Mode <sup>3</sup>	PCI Clock (MHz)		CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	Bus Cloc (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
			Defa	ult Mod	les (MC	DCK_H=0000	•			•	'
0000_000	50.0	66.7	2	100.0	133.3	2.5	125.0	166.7	2	50.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	62.5	66.7	3	187.5	200.0	4	250.0	266.6	3	62.5	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	59.5	66.7	3	178.6	200.0	3.5	250.0	280.0	2.5	71.4	80.0
0000_110	53.6	66.7	4	214.3	266.6	3.5	250.0	311.1	3	71.4	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
			F	ull Con	figurat	ion Modes		!		!	
0001_001						Reserved					
0001_010						Reserved					
0001_011						Reserved					
0001_100	62.5	66.7	2	125.0	133.3	8	250.0	266.6	4	31.3	33.3
			l								
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	59.5	66.7	3	178.6	200.0	3.5	250.0	280.0	2.5	71.4	80.0
0010_011	52.1	66.7	3	156.3	200.0	4	250.0	320.0	2.5	62.5	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
											•
0011_000						Reserved					
0011_001						Reserved					
0011_010						Reserved					
0011_011						Reserved					
0011_100						Reserved					
0100_000						Reserved					
0100_001	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0100_010						Reserved					
0100_011	62.5	66.7	3	187.5	200.0	4	250.0	266.6	3	62.5	66.7

Table 17. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	1	Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	1	Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
0100_100	55.6	66.7	3	166.7	200.0	4.5	250.0	300.0	3	55.6	66.7
		•					•	1			
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3
			I					I		ı	
0110_000						Reserved					
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
0110_010	53.6	66.7	4	214.3	266.6	3.5	250.0	311.1	3	71.4	88.9
0110_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
			I					I		ı	
0111_000	50.0	66.7	3	150.0	200.0	2	150.0	200.0	2	75.0	100.0
0111_001	50.0	66.7	3	150.0	200.0	2.5	187.5	250.0	2	75.0	100.0
0111_010	50.0	66.7	3	150.0	200.0	3	225.0	300.0	2	75.0	100.0
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0
			I					I		'	
1000_000						Reserved					
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	200.0	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	59.5	66.7	3	178.6	200.0	3.5	250.0	280.0	2.5	71.4	80.0
1000_100	52.1	66.7	3	156.3	200.0	4	250.0	320.0	2.5	62.5	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
	1		ı	1	1	1		1		1	
1001_000						Reserved					
1001_001						Reserved					
1001_010						Reserved					

Table 17. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0) 1, 2 (continued)

Mode <sup>3</sup>	Mode <sup>3</sup> PCI Clock (MHz)		CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1001_011	62.5	66.7	4	250.0	266.6	4	250.0	266.6	4	62.5	66.7
1001_100	55.6	66.7	4	222.2	266.6	4.5	250.0	300.0	4	55.6	66.7
1010_000						Reserved					
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	53.6	66.7	4	214.3	266.6	3.5	250.0	311.1	3	71.4	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
1011_000						Reserved					
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.7
1011_010	50.0	66.7	4	200.0	266.6	3	240.0		2.5	80.0	106.7
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0		2.5	80.0	106.7
1011_100	50.0	66.7	4	200.0	266.6	4	320.0	426.6	2.5	80.0	106.7
				•				1			
1011_101	50.0	66.7	4	200.0	266.6	2.5	250.0	333.3	2	100.0	133.3
1011_110	50.0	66.7	4	200.0	266.6	3	300.0	400.0	2	100.0	133.3
1011_111	50.0	66.7	4	200.0	266.6	3.5	350.0	466.6	2	100.0	133.3
1100_101	50.0	66.7	6	300.0	400.0	4	400.0	533.3	3	100.0	133.3
1100_101	50.0	66.7	6	300.0	400.0	4.5	450.0		3	100.0	133.3
1100_110	50.0	66.7	6		400.0	5		666.6	3	100.0	
1101_000	50.0	66.7	6	300.0		5.5		733.3	3	100.0	133.3
1101_000	30.0	00.7		300.0	400.0	3.3	330.0	755.5		100.0	100.0
1101_001	50.0	66.7	6	300.0	400.0	3.5	420.0	559.9	2.5	120.0	160.0
1101_010	50.0	66.7	6	300.0	400.0	4	480.0	639.9	2.5	120.0	160.0
1101_011	50.0	66.7	6	300.0	400.0	4.5	540.0	719.9	2.5	120.0	160.0
1101_100	50.0	66.7	6	300.0	400.0	5	600.0	799.9	2.5	120.0	160.0
		1	I				1	1			<del></del>
1110_000	50.0	66.7	5	250.0	333.3	2.5		416.6	2	125.0	166.7
1110_001	50.0	66.7	5	250.0	333.3	3	375.0	500.0	2	125.0	166.7

#### **Clock Configuration Modes**

Table 17. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	_	Clock Hz)	CPU - Multiplication - Factor <sup>5</sup>	CPU Clock (MHz)		Bus - Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High		Low	High	Factor	Low	High
1110_010	50.0	66.7	5	250.0	333.3	3.5	437.5	583.3	2	125.0	166.7
1110_011	50.0	66.7	5	250.0	333.3	4	500.0	666.6	2	125.0	166.7
1110_100	50.0	66.7	5	250.0	333.3	4	333.3	444.4	3	83.3	111.1
1110_101	50.0	66.7	5	250.0	333.3	4.5	375.0	500.0	3	83.3	111.1
1110_110	50.0	66.7	5	250.0	333.3	5	416.7	555.5	3	83.3	111.1
1110_111	50.0	66.7	5	250.0	333.3	5.5	458.3	611.1	3	83.3	111.1
1100_000		Reserved									
1100_001			Reserved								
1100_010						Reserved					

The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency guarantees the required minimum CPU operating frequency. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor ≤ 3, the minimum CPU frequency is 125 MHz or 150 MHz, as shown in the table. For modes with a CPU multiplication factor ≥ 3.5, the minimum CPU frequency is 250 MHz. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

- <sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. Refer to Table 18 for lower range configurations.
- <sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (refer to Section 5.4 in the *MPC8260 User's Manual*). MODCK[1-3] = three hardware configuration pins.
- <sup>4</sup> CPM multiplication factor = CPM clock/bus clock
- <sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

Table 18. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1) 1,2

Mode <sup>3</sup>	PCI (	Clock Hz)	CPM Multiplication —		Clock Hz)	CPU - Multiplication - Factor <sup>5</sup>	CPU Clock (MHz)		Bus - Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High		Low	High		Low	High	Factor	Low	High
			Defau	ılt Mod	es (MO	DCK_H=0000)					
0000_000	25.0	50.0	4	100.0	200.0	2.5	125.0	250.0	2	50.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	31.3	50.0	6	187.5	300.0	4	250.0	400.0	3	62.5	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	29.8	50.0	6	178.6	300.0	3.5	250.0	420.0	2.5	71.4	120.0

Table 18. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>	PCI (	Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
0000_110	26.8	50.0	8	214.3	400.0	3.5	250.0	466.7	3	71.4	133.3
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
			F	ull Con	figurat	ion Modes		I	I		
0001_001	50.0	50.0	4	200.0	200.0	5	250.0	250.0	4	50.0	50.0
0001_010	41.7	50.0	4	166.7	200.0	6	250.0	300.0	4	41.7	50.0
0001_011	35.7	50.0	4	142.9	200.0	7	250.0	350.0	4	35.7	50.0
0001_100	31.3	50.0	4	125.0	200.0	8	250.0	400.0	4	31.3	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_001	29.8	50.0	6	178.6	300.0	3.5	250.0		2.5	71.4	120.0
0010_011	26.0	50.0	6	156.3		4	250.0		2.5	62.5	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000						Reserved					
0011_001	31.3	50.0	4	125.0	200.0	2.5	104.3	166.7	3	41.7	66.7
0011_010						Reserved					
0011_011	46.9	50.0	4	187.5	200.0	4	250.0	266.7	3	62.5	66.7
0011_100	41.7	50.0	4	166.7	200.0	4.5	250.0	300.0	3	55.6	66.7
0100_000						Reserved					
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	35.7	50.0	6	214.3	300.0	3.5	250.0	350.0	3	71.4	100.0
0100_011	31.3	50.0	6	187.5	300.0	4	250.0	400.0	3	62.5	100.0
0100_100	27.8	50.0	6	166.7	300.0	4.5	250.0	450.0	3	55.6	100.0
0101_000	25.0	50.0	5	125.0	250.0	2.5	125.0	250.0	2.5	50.0	100.0
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0
0101_010	35.7	50.0	5	178.6	250.0	3.5	250.0	350.0	2.5	71.4	100.0
0101_011	31.3	50.0	5	156.3	250.0	4	250.0	400.0	2.5	62.5	100.0
0101_100	27.8	50.0	5	138.9	250.0	4.5	250.0	450.0	2.5	55.6	100.0
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0

Table 18. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	Bus Clock (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High	
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0	
		l	I		ı	I		l	I		ı	
0110_000		Reserved										
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3	
0110_010	26.8	50.0	8	214.3	400.0	3.5	250.0	466.7	3	71.4	133.3	
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3	
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3	
				•								
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0	
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0	
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0	
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0	
1000_000						Reserved						
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0	
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0	
1000_011	29.8	50.0	6	178.6	300.0	3.5	250.0	420.0	2.5	71.4	120.0	
1000_100	26.0	50.0	6	156.3	300.0	4	250.0	480.0	2.5	62.5	120.0	
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0	
1001_000						Reserved						
1001_001						Reserved						
1001_010						Reserved						
1001_011	31.3	50.0	8	250.0	400.0	4	250.0	400.0	4	62.5	100.0	
1001_100	27.8	50.0	8	222.2	400.0	4.5	250.0	450.0	4	55.6	100.0	
1010_000						Reserved						
1010_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3	
1010_010	26.8	50.0	8	214.3	400.0	3.5	250.0	466.7	3	71.4	133.3	
1010_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3	
1010_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3	

# Freescale Semiconductor, Inc. Clock Configuration Modes

Table 18. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>		PCI Clock (MHz) CPM Multiplication		_	Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1011_000	Reserved										
1011 001	25.0	50.0	8	200.0	400.0	2.5	200.0	400.0	2.5	80.0	160.0
1011_010	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
1011_011	25.0	50.0	8	200.0	400.0	3.5	280.0	560.0	2.5	80.0	160.0
1011_100	25.0	50.0	8	200.0	400.0	4	320.0	640.0	2.5	80.0	160.0
1011_101	25.0	50.0	8	200.0	400.0	2.5	250.0	500.0	2	100.0	200.0
1011_101	25.0	50.0	8	200.0		3	300.0		2	100.0	200.0
1011_110	25.0	50.0	8	200.0	400.0	3.5		700.0	2	100.0	200.0
	I			1	l		l	l			
1100_101	31.3	50.0	6	187.5	300.0	4	250.0	400.0	3	62.5	100.0
1100_110	27.8	50.0	6	166.7	300.0	4.5	250.0	450.0	3	55.6	100.0
1100_111	25.0	50.0	6	150.0	300.0	5	250.0	500.0	3	50.0	100.0
1101_000	25.0	50.0	6	150.0	300.0	5.5	275.0	550.0	3	50.0	100.0
1101_001	29.8	50.0	6	178.6	300.0	3.5	250.0	420.0	2.5	71.4	120.0
1101_010	26.0	50.0	6	156.3	300.0	4	250.0	480.0	2.5	62.5	120.0
1101_011	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
1101_100	25.0	50.0	6	150.0	300.0	5	300.0	600.0	2.5	60.0	120.0
	ı		<u> </u>	1	ı		ı	ı			
1110_000	25.0	50.0	5		250.0	2.5		312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3		375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9		3.5		437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	37.5	50.0	5	187.5	250.0	4	250.0	333.3	3	62.5	83.3
1110_101	33.3	50.0	5	166.7	250.0	4.5	250.0	375.0	3	55.6	83.3
1110_110	30.0	50.0	5	150.0	250.0	5	250.0	416.7	3	50.0	83.3
1110_111	27.3	50.0	5	136.4	250.0	5.5	250.0	458.3	3	45.5	83.3

#### **Clock Configuration Modes**

Table 18. Clock Configurations for PCI Agent Mode (PCI MODCK=1) 1, 2 (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	_	Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1100_000			I			Reserved		l	1		
1100_001						Reserved					
1100_010		Reserved									

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency guarantees the required minimum CPU operating frequency. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor ≤ 3, the minimum CPU frequency is 125 MHz or 150 MHz, as shown in the table. For modes with a CPU multiplication factor ≥ 3.5, the minimum CPU frequency is 250 MHz. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

<sup>&</sup>lt;sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. Refer to Table 17 for higher range configurations.

MODCK\_H = hard reset configuration word [28–31] (refer to Section 5.4 in the MPC8260 User's Manual). MODCK[1-3] = three hardware configuration pins.

<sup>&</sup>lt;sup>4</sup> CPM multiplication factor = CPM clock/bus clock


<sup>&</sup>lt;sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

#### **Pinout**

### 8 Pinout

The figure and table below show the pin assignments and pinout for the 516 PBGA package.

Figure 12 shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

#### **Pinout**

Table 19 shows the pinout of the MPC8272. Note that the pins in the 'MPC8272/8271 only" column relate to Utopia functionality.

**Table 19. Pinout** 

MPC8272/MPC8248 and MPC8271/MPC8271 only         MPC8272/MPC8271 only           BR         A19           BC/IROG         D2           ABB/IRQ2         C1           TS         D1           A0         A3           A1         B5           A2         D8           A3         C6           A4         A4           A5         A6           A6         B6           A7         C7           A8         B7           A9         A7           A10         D9           A11         E11           A12         C9           A13         B9           A14         D11           A12         C9           A13         B9           A14         D11           A15         A9           A16         B10           A17         A10           A18         B10           A17         A10           A18         B11           A19         A11           A20         D12           A21         A22           A22         D13 <th>Pin N</th> <th></th>	Pin N		
BG/IRQ6         D2           ABB/IRQ2         C1           TS         D1           A0         A3           A1         B5           A2         D8           A3         C6           A4         A4           A5         A6           A6         B6           A7         C7           A8         B7           A9         A7           A10         D9           A11         E11           A12         C9           A13         B9           A14         D11           A15         A9           A16         B10           A17         A10           A18         B10           A17         A10           A18         B11           A19         A11           A20         D12           A21         A12           A22         D13           A23         B13           A24         C13		MPC8272/MPC8271 only	Ball
ABB/IRO2         C1           TS         D1           A0         A3           A1         B5           A2         D8           A3         C6           A4         A4           A5         A6           A6         B6           A7         C7           A8         B7           A9         A7           A10         D9           A11         E11           A12         C9           A13         B9           A14         D11           A15         A9           A16         B10           A17         A10           A18         B10           A17         A10           A18         B11           A19         A11           A20         D12           A21         A12           A22         D13           A23         B13           A24         C13	BR		A19
TS         D1           A0         A3           A1         B5           A2         D8           A3         C6           A4         A4           A5         A6           A6         B6           A7         C7           A8         B7           A9         A7           A10         D9           A11         E11           A12         C9           A13         B9           A14         D11           A15         A9           A16         B10           A17         A10           A18         B11           A19         A11           A20         D12           A21         A12           A22         D13           A23         B13           A24         C13	BG/IRQ6		D2
A0 A3 A1 B5 A2 D8 A3 C6 A4 A4 A4 A5 A6 A6 B6 A7 A7 A10 A9 A11 A12 C9 A13 B9 A14 D11 A15 A19 A16 B10 A17 A10 A18 B11 A19 A11 A20 D12 A21 A22 D13 A23 A23 A24 C13	ABB/IRQ2		C1
A1       B5         A2       D8         A3       C6         A4       A4         A5       A6         A6       B6         A7       C7         A8       B7         A9       A7         A10       D9         A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	TS		D1
A2       D8         A3       C6         A4       A4         A5       A6         A6       B6         A7       C7         A8       B7         A9       A7         A10       D9         A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A0		A3
A3       C6         A4       A4         A5       A6         A6       B6         A7       C7         A8       B7         A9       A7         A10       D9         A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A10         A18       B11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A1		B5
A4         A5       A6         A6       B6         A7       C7         A8       B7         A9       A7         A10       D9         A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A2		D8
A5 A6 A6 B6 A7 C7 A8 B7 A7 A10 D9 A11 A12 A22 A22 A24 D13 A8 A14 A6 A18 A18 A18 A24	A3		C6
A6       B6         A7       C7         A8       B7         A9       A7         A10       D9         A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A4		A4
A7 C7 A8 B7 A9 A7 A10 D9 A11 E11 A12 C9 A13 B9 A14 D11 A15 A9 A16 B10 A17 A10 B10 A17 A18 B10 A17 A10 A10 A18 B11 A19 A20 D12 A21 A22 A22 B13 A23 A24 C13	A5		A6
A8 B7 A9 A7 A10 D9 A11 E11 A12 C9 A13 B9 A14 D11 A15 A9 A16 B10 A17 A10 B10 A17 A10 B11 A19 A18 B11 A19 A20 D12 A21 A22 D13 A23 A24 C13	A6		B6
A9 A7 A10 D9 A11 E11 A12 C9 A13 B9 A14 D11 A15 A9 A16 B10 A17 A18 B11 A19 A11 A20 D12 A21 A22 D13 A23 A24 C13	A7		C7
A10 D9 A11 E11 A12 C9 A13 B9 A14 D11 A15 A9 A16 B10 A17 A10 A18 B11 A19 A11 A20 D12 A21 A21 A22 D13 A23 A24 C13	A8		В7
A11       E11         A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A9		A7
A12       C9         A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A10		D9
A13       B9         A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A11		E11
A14       D11         A15       A9         A16       B10         A17       A10         A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A12		C9
A15 A9 A16 B10 A17 A10 A18 B11 A19 A11 A20 D12 A21 A22 A22 D13 A23 B13 A24 C13	A13		B9
A16B10A17A10A18B11A19A11A20D12A21A12A22D13A23B13A24C13	A14		D11
A17A10A18B11A19A11A20D12A21A12A22D13A23B13A24C13	A15		A9
A18       B11         A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A16		B10
A19       A11         A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A17		A10
A20       D12         A21       A12         A22       D13         A23       B13         A24       C13	A18		B11
A21 A12 D13 A22 D13 B13 A24 C13	A19		A11
A22 D13 A23 B13 A24 C13	A20		D12
A23 B13 C13	A21		A12
A24 C13	A22		D13
	A23	B13	
A25 C14	A24		C13
I	A25		C14

**Table 19. Pinout (continued)** 

A27       D14         A28       E14         A29       A14         A30       B15         A31       A16         TT0       B3         TT1       E8         TT2       D7         TT3       C4         TT4       E7         TEST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	Pin N		
A27       D14         A28       E14         A29       A14         A30       B15         A31       A16         TT0       B3         TT1       E8         TT2       D7         TT3       C4         TT4       E7         TEST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1		MPC8272/MPC8271 only	Ball
A28       E14         A29       A14         A30       B15         A31       A15         TT0       B3         TT1       E8         TT2       D7         TT3       C4         TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	A26		B14
A29       A14         A30       B15         A31       A15         TT0       B3         TT1       E8         TT2       D7         TT3       C4         TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/RQ7       F16         DBB/RQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	A27		D14
A30 B15 A31 A15 TT0 B3 TT1 E8 TT2 D7 TT3 C4 TT4 E7 TEST E3 TSIZ0 E4 TSIZ1 E5 TSIZ2 C3 TSIZ2 C3 TSIZ3 D5 AACK D3 ARTRY C2 DBG/IRQ7 F16 DBB/IRQ3 D18 D0 AC1 D1 AA1 D2 V3 D3 D3 D4 D5 D4 D5 D4 D5 D4 D7 D5 D6 D7	A28		E14
A31 TT0 B3 TT1 E8 TT2 D7 TT3 C4 TT4 E7 TBST E3 TSIZ0 E4 TSIZ1 E5 TSIZ2 C3 TSIZ2 C3 TSIZ3 D5 AACK D3 ARTRY C2 DBG/IRQ7 F16 DBB/IRQ3 D18 D0 AC1 D1 AA1 D2 V3 D3 D3 C5 D4 D4 D5 D4 D6 D4 D7 C1 D8 D7 C1 D8 D8 D9 D9 V3 D1 D8 D9 V6 D9 V73 D1 D8 D9 V6 D9 V73 D1 D8 D9 V73 D10 V1	A29		A14
TT0         B3           TT1         E8           TT2         D7           TT3         C4           TT4         E7           TBST         E3           TSIZ0         E4           TSIZ1         E5           TSIZ2         C3           TSIZ3         D5           AACK         D3           ARTRY         C2           DBG/IRQ7         F16           DBE/IRQ3         D18           D0         AC1           D1         AA1           D2         V3           D3         R5           D4         P4           D5         M4           D6         J4           D7         G1           D8         W6           D9         Y3           D10         V1	A30		B15
TT1       E8         TT2       D7         TT3       C4         TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBE/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	A31		A15
TT2       D7         TT3       C4         TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/RQ7       F16         DBB/RQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	тто		В3
TT3       C4         TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	TT1		E8
TT4       E7         TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	TT2		D7
TBST       E3         TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	ттз		C4
TSIZ0       E4         TSIZ1       E5         TSIZ2       C3         TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	TT4		E7
TSIZ1 TSIZ2 C3 TSIZ3 D5 AACK D3 ARTRY C2 DBG/IRQ7 F16 DBB/IRQ3 D18 D0 AC1 D1 AA1 D2 V3 D3 D3 R5 D4 D4 D5 M4 D6 D5 M4 D6 D7 G1 D8 D8 D9 Y3 D10 V1	TBST		E3
TSIZ2 TSIZ3 D5 AACK D3 ARTRY C2 DBG/IRQ7 F16 DBB/IRQ3 D0 AC1 D1 AA1 D2 V3 D3 D3 R5 D4 P4 D5 M4 D6 D7 G1 D8 D8 D9 Y3 D10 V1	TSIZ0		E4
TSIZ3       D5         AACK       D3         ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	TSIZ1		E5
AACK ARTRY C2 DBG/IRQ7 F16 DBB/IRQ3 D18 D0 AC1 D1 AA1 D2 V3 D3 R5 D4 P4 D5 M4 D6 D7 G1 D8 W6 D9 Y3 D10 V1	TSIZ2		C3
ARTRY       C2         DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	TSIZ3		D5
DBG/IRQ7       F16         DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	AACK		D3
DBB/IRQ3       D18         D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	ARTRY		C2
D0       AC1         D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	DBG/IRQ7		F16
D1       AA1         D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	DBB/IRQ3		D18
D2       V3         D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	D0		AC1
D3       R5         D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	D1		AA1
D4       P4         D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	D2		V3
D5       M4         D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	D3		R5
D6       J4         D7       G1         D8       W6         D9       Y3         D10       V1	D4		P4
D7     G1       D8     W6       D9     Y3       D10     V1	D5		M4
D8     W6       D9     Y3       D10     V1	D6		J4
D9     Y3       D10     V1	D7		G1
D10 V1	D8		W6
	D9		Y3
D11 N6	D10		V1
	D11		N6

**Table 19. Pinout (continued)** 

MPC8272/MPC8247         MPC8272/MPC8271 only         Ball           D12         P3           D13         M2           D14         J5           D15         G3           D16         AB3           D17         Y1           D18         T4           D19         T3           D20         P2           D21         M1           D22         J1           D23         G4           D24         AB2           D25         W4           D26         V2           D27         T1           D28         N5           D29         L1           D30         H1           D31         G5           D32         W5           D33         W2           D34         T5           D35         T2           D36         N1           D37         K3           D38         H2           D39         H1           D31         K3           D32         N1           D33         T2           D34         T5	Pin N		
D13         M2           D14         J5           D15         G3           D16         AB3           D17         Y1           D18         T4           D19         T3           D20         P2           D21         M1           D22         J1           D23         G4           D24         AB2           D25         W4           D26         V2           D27         T1           D28         N5           D29         L1           D30         H1           D31         G5           D32         W5           D33         W2           D34         T6           D35         T2           D36         N1           D37         K3           D38         H2           D39         F1           D40         AA2           D41         W1           D42         U3		MPC8272/MPC8271 only	Ball
D14       J5         D15       G3         D16       AB3         D17       Y1         D18       T4         D19       T3         D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D12		P3
D15       G3         D16       AB3         D17       Y1         D18       T4         D19       T3         D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D13		M2
D16         AB3           D17         Y1           D18         T4           D19         T3           D20         P2           D21         M1           D22         J1           D23         G4           D24         AB2           D25         W4           D26         V2           D27         T1           D28         N5           D29         L1           D30         H1           D31         G6           D32         W5           D33         W2           D34         T5           D35         T2           D36         N1           D37         K3           D38         H2           D39         F1           D40         AA2           D41         W1           D42         U3	D14		J5
D17       Y1         D18       T4         D19       T3         D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D15		G3
D18       T4         D19       T3         D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D16		AB3
D19       T3         D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D17		Y1
D20       P2         D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D18		T4
D21       M1         D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D19		Т3
D22       J1         D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D20		P2
D23       G4         D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D21		M1
D24       AB2         D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D22		J1
D25       W4         D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D23		G4
D26       V2         D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D24		AB2
D27       T1         D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D25		W4
D28       N5         D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D26		V2
D29       L1         D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D27		T1
D30       H1         D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D28		N5
D31       G5         D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D29		L1
D32       W5         D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D30		H1
D33       W2         D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D31		G5
D34       T5         D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D32		W5
D35       T2         D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D33		W2
D36       N1         D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D34		T5
D37       K3         D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D35		T2
D38       H2         D39       F1         D40       AA2         D41       W1         D42       U3	D36		N1
D39       F1         D40       AA2         D41       W1         D42       U3	D37		К3
D40       AA2         D41       W1         D42       U3	D38		H2
D41 W1 D42 U3	D39		F1
D42 U3	D40		AA2
	D41		W1
D43 R2	D42		U3
•	D43		R2

**Table 19. Pinout (continued)** 

Pin N			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball	
D44		N2	
D45		L2	
D46		H4	
D47		F2	
D48		AB1	
D49		U4	
D50		U1	
D51		R3	
D52		N3	
D53		K2	
D54		H5	
D55		F4	
D56		AA3	
D57		U5	
D58		U2	
D59		P5	
D60		M3	
D61		K4	
D62		H3	
D63		E1	
IRQ3/CKSTP_OUT/EXT_BR3		B16	
IRQ4/CORE_SRESET/EXT_BG3		C15	
IRQ5/TBEN/EXT_DBG3/CINT		Y4	
PSDVAL		C19	
TA		AA4	
TEA			
GBL/IRQ1		D15	
CI/BADDR29/IRQ2	CI/BADDR29/IRQ2		
WT/BADDR30/IRQ3	C16		
BADDR31/IRQ5/CINT	E17		
CPU_BR/INT_OUT	CPU_BR/INT_OUT		
CS0		AE6	

**Table 19. Pinout (continued)** 

MPC8272/MPC8248 and MPC8271/MPC8271 only         MPC8272/MPC8271 only           CSI         AD7           CS2         AF5           CS3         AC8           CS3         AC8           CS5         AD8           CS5         AD8           CS6/BCTL1/SMI         AC9           CS7/TLBISYNC         AB9           BADDR27/IRC1         AB8           BADDR28/IRQ2         AC7           ALLE/IRQ4         AF4           BCTLO         AF3           PWE0/PSDDOM0/PBS0         AD6           PWE1/PSDDOM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM3/PBS3         AC6           PWE5/PSDDQM6/PBS6         AC6           PWE7/PSDDQM6/PBS6         AC6           PWE7/PSDDQM6/PBS7         AB5           PSDA10/PGPL0         AE2           PSDNWE/PGPL1         AC3           PGDE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AC2           PCI_CFGQ (PCI_HOST_EN)	Pin N		
CSZ         AF5           CS3         AC8           CS4         AF6           CS5         AD8           CS6/BCTL1/SMI         AC9           CS7/TLBISYNC         AB9           BADDR28/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM3/PBS4         AC6           PWE5/PSDDQM6/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM6/PBS6         AD4           PWE7/PSDDQM6/PBS7         AB5           PSDM1/PGPL0         AE2           PSDWE/PSDR3/PGPL1         AD3           POE/PSDR3/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCL/MODE 1         AD22T           PCLCFG0 (PCLHOST_EN)         AC21           PCLCFG1 (PCLARB_EN)         AE23           PCL_PAR         AF12 <th></th> <th>MPC8272/MPC8271 only</th> <th>Ball</th>		MPC8272/MPC8271 only	Ball
CS3         AC8           CS4         AF6           CS5         AD8           CS6/BCTL1/SMI         AC9           CS7/TLBISYNC         AB9           BADDR27/IRQT         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM5/PBS6         AC6           PWE5/PSDDQM6/PBS6         AC5           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POC/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD22T           PCL_CFG0 (PCI_HOST_EN)         AC21           PCL_CFG0 (PCI_HOST_EN)         AC21           PCL_CFG2 (DLL_ENABLE)         AE23           PCL_PAR         AP12	CS1		AD7
CS4         AF6           CS5         AD8           CS6/BCTL1/SMI         AC9           CS7/TLBISYNC         AB9           BADDR27/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTLO         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM6/PBS6         AD4           PWE7/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCLMODE 1         AD221           PCLCFG0 (PCLHOST_EN)         AC21           PCLCFG1 (PCLARB_EN)         AE22           PCL_PAR         AF12           PCL_PAR         AP12           PCL_PAR         AP12	CS2		AF5
CSS         AD8           CSS/BCTL1/SMI         AC9           CS7/TLBISYNC         AB9           BADDR27/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTLO         AF3           PWE0/PSDDQM0/PBSO         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDW10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE¹         AD221           PCLCFG0 (PCI_HOST_EN)         AC21           PCLCFG1 (PCI_ARB_EN)         AE22           PCL_PAR         AF12           PCL_PAR         AP12	CS3		AC8
CS6/BCTLT/SMI         AC9           CS7/TLBISYNC         AB9           BADDR27/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDM2/PSDPL0         AE2           PSDWE/PSDR3/PGPL1         AD3           POE/PSDR3/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDMMX/PGPL5         AC2           PCI_MODE I         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CPG2 (DLL_ENABLE)         AE23           PCI_PRAR         AP12           PCI_FRAME         AD15	CS4		AF6
CS7/TLBISYNC         AB9           BADDR27/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDW10/PGPL0         AE2           PSDW2/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCL_CFG0 (PCI_HOST_EN)         AC21           PCL_CFG1 (PCI_ARB_EN)         AE22           PCL_CFG2 (DLL_ENABLE)         AE23           PCL_PAR         AP12           PCL_PRAME         AD15	CS5		AD8
BADDR27/IRQ1         AB8           BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM6/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDW10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AP12           PCI_FRAME         AD15	CS6/BCTL1/SMI		AC9
BADDR28/IRQ2         AC7           ALE/IRQ4         AF4           BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM5/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDW10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AP12           PCI_FRAME         AD15	CS7/TLBISYNC		AB9
ALE/IRQ4       AF4         BCTLO       AF3         PWE0/PSDDQM0/PBS0       AD6         PWE1/PSDDQM1/PBS1       AE5         PWE2/PSDDQM2/PBS2       AE3         PWE3/PSDDQM3/PBS3       AF2         PWE4/PSDDQM4/PBS4       AC6         PWE5/PSDDQM5/PBS5       AC5         PWE6/PSDDQM6/PBS6       AD4         PWE7/PSDDQM7/PBS7       AB5         PSDM10/PGPL0       AE2         PSDWE/PGPL1       AD3         POE/PSDRAS/PGPL2       AB4         PSDCAS/PGPL3       AC3         PGTA/PUPMWAIT/PGPL4       AD2         PSDAMUX/PGPL5       AC2         PCI_MODE 1       AD22T         PCI_MODE 1       AD22T         PCI_CFG0 (PCI_HOST_EN)       AC21         PCI_CFG1 (PCI_ARB_EN)       AE22         PCI_CFG2 (DLL_ENABLE)       AE23         PCI_FRAME       AD15	BADDR27/IRQ1		AB8
BCTL0         AF3           PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDM10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	BADDR28/IRQ2		AC7
PWE0/PSDDQM0/PBS0         AD6           PWE1/PSDDQM1/PBS1         AE5           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD22T           PCI_MODE 1         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE23           PCI_ PAR         AF12           PCI_FRAME         AD15	ALE/ĪRQ4		AF4
PWE1/PSDDQM1/PBS1         AE3           PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	BCTL0		AF3
PWE2/PSDDQM2/PBS2         AE3           PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE0/PSDDQM0/PBS0		AD6
PWE3/PSDDQM3/PBS3         AF2           PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE1/PSDDQM1/PBS1		AE5
PWE4/PSDDQM4/PBS4         AC6           PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE2/PSDDQM2/PBS2		AE3
PWE5/PSDDQM5/PBS5         AC5           PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE3/PSDDQM3/PBS3		AF2
PWE6/PSDDQM6/PBS6         AD4           PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE4/PSDDQM4/PBS4		AC6
PWE7/PSDDQM7/PBS7         AB5           PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE5/PSDDQM5/PBS5		AC5
PSDA10/PGPL0         AE2           PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE6/PSDDQM6/PBS6		AD4
PSDWE/PGPL1         AD3           POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PWE7/PSDDQM7/PBS7		AB5
POE/PSDRAS/PGPL2         AB4           PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PSDA10/PGPL0		AE2
PSDCAS/PGPL3         AC3           PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PSDWE/PGPL1		AD3
PGTA/PUPMWAIT/PGPL4         AD2           PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	POE/PSDRAS/PGPL2		AB4
PSDAMUX/PGPL5         AC2           PCI_MODE 1         AD221           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_ PAR         AF12           PCI_FRAME         AD15	PSDCAS/PGPL3		AC3
PCI_MODE 1         AD22T           PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_PAR         AF12           PCI_FRAME         AD15	PGTA/PUPMWAIT/PGPL4		AD2
PCI_CFG0 (PCI_HOST_EN)         AC21           PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_ PAR         AF12           PCI_FRAME         AD15	PSDAMUX/PGPL5	AC2	
PCI_CFG1 (PCI_ARB_EN)         AE22           PCI_CFG2 (DLL_ENABLE)         AE23           PCI_ PAR         AF12           PCI_FRAME         AD15	PCI_MODE 1	AD221	
PCI_CFG2 (DLL_ENABLE)         AE23           PCI_ PAR         AF12           PCI_FRAME         AD15	PCI_CFG0 (PCI_HOST_EN)	AC21	
PCI_PAR AF12 PCI_FRAME AD15	PCI_CFG1 (PCI_ARB_EN)	AE22	
PCI_FRAME AD15	PCI_CFG2 (DLL_ENABLE)	AE23	
	PCI_ PAR	AF12	
PCI_TRDY AF16	PCI_FRAME		AD15
	PCI_TRDY		AF16

**Table 19. Pinout (continued)** 

Pin		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball
PCI_IRDY		AF15
PCI_STOP		AE15
PCI_DEVSEL		AE14
PCI_IDSEL		AC17
PCI_PERR		AD14
PCI_SERR		AD13
PCI_REQ0		AE20
PCI_REQ1/CPCI_HS_ES		AF14
PCI_GNT0		AD20
PCI_GNT1/CPCI_HS_LED		AE13
PCI_GNT2/CPCI_HS_ENUM		AF21
PCI_RST		AF22
PCI_INTA		AE21
PCI_REQ2		AB14
DLLOUT		AC22
PCI_AD0		AF7
PCI_AD1		AE10
PCI_AD2		AB10
PCI_AD3		AD10
PCI_AD4		AE9
PCI_AD5		AF8
PCI_AD6		AC10
PCI_AD7		AE11
PCI_AD8		AB11
PCI_AD9	AF10	
PCI_AD10	AF9	
PCI_AD11	AB12	
PCI_AD12	AC12	
PCI_AD13	AD12	
PCI_AD14	AF11	
PCI_AD15	AB13	
PCI_AD16		AE16

**Table 19. Pinout (continued)** 

Pin			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball	
PCI_AD17		AF17	
PCI_AD18		AD16	
PCI_AD19		AC16	
PCI_AD20		AF18	
PCI_AD21		AB16	
PCI_AD22		AD17	
PCI_AD23		AF19	
PCI_AD24		AB17	
PCI_AD25		AF20	
PCI_AD26		AE19	
PCI_AD27		AC18	
PCI_AD28		AB18	
PCI_AD29		AD19	
PCI_AD30		AD21	
PCI_AD31		AC20	
PCI_C0/BE0		AE12	
PCI_C1/BE1		AF13	
PCI_C2/BE2		AC15	
PCI_C3/BE3		AE18	
IRQ0/NMI_OUT		A17	
TRST <sup>2</sup>		E21	
TCK		B22	
TMS		C23	
TDI		B24	
TDO	A22		
TRIS		B23	
PORESET <sup>2</sup> /PCI_RST		C24	
HRESET	HRESET		
SRESET	F22		
RSTCONF	A24		
MODCK1/RSRV/TC0/BNKSEL0	A20		
MODCK2/CSE0/TC1/BNKSEL1		C20	

**Table 19. Pinout (continued)** 

Pin I	Name	
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball
MODCK3/CSE1/TC2/BNKSEL2		A21
CLKIN1		D21
PA8/SMRXD2		AF25 <sup>3</sup>
PA9/SMTXD2		AA22 <sup>3</sup>
PA10/MSNUM5	FCC1_UT_RXD0	AB23 <sup>3</sup>
PA11/MSNUM4	FCC1_UT_RXD1	AD26 <sup>3</sup>
PA12/MSNUM3	FCC1_UT_RXD2	AD25 <sup>3</sup>
PA13/MSNUM2	FCC1_UT_RXD3	AA24 <sup>3</sup>
PA14/FCC1_MII_HDLC_RXD3	FCC1_UT_RXD4	W22 <sup>3</sup>
PA15/FCC1_MII_HDLC_RXD2	FCC1_UT_RXD5	Y24 <sup>3</sup>
PA16/FCC1_MII_HDLC_RXD1	FCC1_UT_RXD6	T22 <sup>3</sup>
PA17/FCC1_MII_HDLC_RXD0/ FCC1_MII_TRAN_RXD/FCC1_RMII_R XD0	FCC1_UT_RXD7	W26 <sup>3</sup>
PA18/FCC1_MII_HDLC_TXD0/FCC1_ MII_TRAN_TXD/ FCC1_RMII_TXD0	FCC1_UT_TXD7	V26 <sup>3</sup>
PA19/FCC1_MII_HDLC_TXD1/FCC1_ RMII_TXD1	FCC1_UT_TXD6	R23 <sup>3</sup>
PA20/FCC1_MII_HDLC_TXD2	FCC1_UT_TXD5	P25 <sup>3</sup>
PA21/FCC1_MII_HDLC_TXD3	FCC1_UT_TXD4	N22 <sup>3</sup>
PA22	FCC1_UT_TXD3	N26 <sup>3</sup>
PA23	FCC1_UT_TXD2	N23 <sup>3</sup>
PA24/MSNUM1	FCC1_UT_TXD1	H26 <sup>3</sup>
PA25/MSNUM0	FCC1_UT_TXD0	G25 <sup>3</sup>
PA26/FCC1_MII_RMIIRX_ER	FCC1_UT_RXCLAV	L22 <sup>3</sup>
PA27/FCC1_MII_RX_DV/FCC1_RMII_ CRS_DV	FCC1_UT_RXSOC	G24 <sup>3</sup>
PA28/FCC1_MII_RMII_TX_EN	FCC1_UT_RXENB	G23 <sup>3</sup>
PA29/FCC1_MII_TX_ER	FCC1_UT_TXSOC	B26 <sup>3</sup>
PA30/FCC1_MII_CRS/FCC1_RTS	FCC1_UT_TXCLAV	A25 <sup>3</sup>
PA31/FCC1_MII_COL	FCC1_UT_TXENB	G22 <sup>3</sup>
PB18/FCC2_MII_HDLC_RXD3/L1CLKC	DD2	T25 <sup>3</sup>
PB19/FCC2_MII_HDLC_RXD2/L1RQD	2	P22 <sup>3</sup>

**Table 19. Pinout (continued)** 

MPC8272/MPC8248 and MPC8271/MPC8271 only         MPC8271/MPC8271 only           PB20/FCC2_MII_HDLC_RMII_RXD1         L25³           PB21/FCC2_MII_HDLC_RMII_RXD0/FCC2_TRAN_RXD         J26³           PB22/FCC2_MII_HDLC_TXD0/FCC2_TRAN_TXD/         U23³           FCC2_RMII_TXD0         U23³           PB23/FCC2_MII_HDLC_TXD1/FCC2_RMII_TXD1         U26³           PB24/FCC2_MII_HDLC_TXD2/L1RSYNCB2         M24³           PB25/FCC2_MII_HDLC_TXD3/L1TSYNCB2         M24³           PB26/FCC2_MII_CRS/L1RXDB2         H24³           PB26/FCC2_MII_CRS/L1RXDB2         E25³           PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1         D26³           PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1         D26³           PB28/FCC2_MII_RMII_TX_EN         K21³           PB29/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC6/DREQ3/BRGO7/SMSYN1/L1CLKOA2         AF23³           PC1/BRQ06/L1RQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC6/FCT_CD/SI2_L1ST2         FCC1_UT_TXADDR2         AE26³           PC6/FCT_CTS         FCC1_UT_TXADDR1         A226³           PC16/CD7SI3_USB_RN         AB26³	Pin I		
PB21/FCC2_MII_HDLC_TXD0/FCC2_TRAN_RXD		MPC8272/MPC8271 only	Ball
PB22/FCC2_MII_HDLC_TXD0/FCC2_TRAN_TXD/   U233     FCC2_RMII_TXD0   U263     PB23/FCC2_MII_HDLC_TXD1/FCC2_RMII_TXD1   U263     PB23/FCC2_MII_HDLC_TXD2/L1RSYNCB2   M243     PB24/FCC2_MII_HDLC_TXD3/L1TSYNCB2   M233     PB26/FCC2_MII_CDLC_TXD3/L1TSYNCB2   M233     PB26/FCC2_MII_CCI/L1TXDB2   H243     PB27/FCC2_MII_CCI/L1TXDB2   E253     PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1   D263     PB29/FCC2_MII_RMII_TX_EN   K213     PB29/FCC2_MII_RMII_TX_EN   K213     PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV   D243     PB31/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV   D243     PB31/FCC2_MII_TX_ER   E233     PC0/DREQ3/BRGO7/SMSYN1/L1CLKOA2   AF233     PC1/BRG06/L1RQA2   AD233     PC1/BRG06/L1RQA2   AD233     PC4/SMRXD1/SI2_L1ST4/FCC2_CD   AB223     PC5/SMTXD1/SI2_L1ST4/FCC2_CTS   AE243     PC6/FCC1_CD/SI2_L1ST2   FCC1_UT_RXADDR2   AF243     PC6/FCC1_CD/SI2_L1ST2   FCC1_UT_RXADDR2   AF243     PC6/FCC1_CTS   FCC1_UT_RXADDR2   AF243     PC6/FCT3/USB_RN   AB253     PC9/FCT3/USB_RN   AB253     PC11/CTS3/USB_RP/L1TXD3A2   V223     PC12/DONE3   FCC1_UT_RXADDR1   AA263     PC13/BRGO5   FCC1_UT_RXADDR1   V233     PC13/BRGO5   FCC1_UT_RXADDR1   V233     PC14/CD1   FCC1_UT_RXADDR0   W243     PC15/CTS1   FCC1_UT_RXADDR0   W243     PC16/CLK16   T233     PC16/CLK16/BRGO8/DONE2   T263     PC18/CLK14/TGATE2   R263     PC19/CLK13/BRGO7/TGATE1   P243     PC19/CLK13/BRGO7/	PB20/FCC2_MII_HDLC_RMII_RXD1		L25 <sup>3</sup>
FCC2_RMII_TXD0	PB21/FCC2_MII_HDLC_RMII_RXD0/F	CC2_TRAN_RXD	J26 <sup>3</sup>
PB24/FCC2_MII_HDLC_TXD2/L1RSYNCB2         M24³           PB25/FCC2_MII_HDLC_TXD3/L1TSYNCB2         M23³           PB26/FCC2_MII_CRS/L1RXDB2         H24³           PB27/FCC2_MII_CRS/L1RXDB2         E25³           PB28/FCC2_MII_RMII_CALLITXDB2         E25³           PB28/FCC2_MII_RMII_TX_EN         D26³           PB29/FCC2_MII_RMI_TX_EN         K21³           PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYNT/L1CLKOA2         AF23³           PC1/BRGO6/LTRQA2         AD23³           PC1/BRGO6/LTRQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC9/CTS4/L1TSYNCA2         AA23³           PC11/CTS3/USB_RN         AB25³           PC11/CTS3/USB_RPN         AB26³           PC11/CTS3/USB_RPN         AA26³           PC13/BRGO5         FCC1_UT_RXADDR1         A226³           PC15/CTS1         FCC1_UT_RXADDR0         W24³           PC16/CTS1         FCC1_UT_RXADDR0         W24³		FRAN_TXD/	U23 <sup>3</sup>
PB25/FCC2_MII_HDLC_TXD3/L1TSYNCB2         M23³           PB26/FCC2_MII_CRS/L1RXDB2         H24³           PB26/FCC2_MII_CRS/L1RXDB2         E25³           PB27/FCC2_MII_CQL/L1TXDB2         E25³           PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1         D26³           PB29/FCC2_MII_RMII_TX_EN         K21³           PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYNT/L1CLKOA2         AF23³           PC1/BRG06/LTRQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC9/CT34/L1TSYNCA2         AA23³         AC24³           PC9/CT34/L1TSYNCA2         AA23³         PC1/CTS3/USB_RN         AB25³           PC11/CTS3/USB_RPN         AB25³         PC1/CDNE3         FCC1_UT_RXADDR1         A226³           PC13/BRGO5         FCC1_UT_RXADDR1         V23³         PC16/CTS1         FCC1_UT_RXADDR0         V24³           PC16/CTS1         FCC1_UT_RXADDR0         U24³         PC16/CTS1         FCC1_UT_RXADDR0         U24³           P	PB23/FCC2_MII_HDLC_TXD1/FCC2_F	RMII_TXD1	U26 <sup>3</sup>
PB26/FCC2_MII_CRS/L1RXDB2	PB24/FCC2_MII_HDLC_TXD2/L1RSYN	NCB2	M24 <sup>3</sup>
PB27/FCC2_MII_COLL1TXDB2         E25³           PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1         D26³           PB29/FCC2_MII_RMII_TX_EN         K21³           PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYNT/L1CLKOA2         AF23³           PC1/BRGO6/L1RQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CT54/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB26³           PC11/CT53/USB_RP/L1TXD3A2         V22³           PC11/CT53/USB_RP/L1TXD3A2         V22³           PC14/CDT         FCC1_UT_RXADDR1         AA26³           PC14/CDT         FCC1_UT_RXADDR0         W24³           PC15/CTST         FCC1_UT_RXADDR0         U24³           PC16/CLK16         T23³           PC16/CLK16         T23³           PC17/CLK15/BRG08/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRG07/TG	PB25/FCC2_MII_HDLC_TXD3/L1TSYN	ICB2	M23 <sup>3</sup>
PB28/FCC2_MII_RMII_RX_ER/FCC2_RTS/TXD1         D26³           PB29/FCC2_MII_RMII_TX_EN         K21³           PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYNT/L1CLKOA2         AF23³           PC1/BRGO6/L1RQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CT54/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB26³           PC11/CTS3/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_RXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC16/CTS1         FCC1_UT_RXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PB26/FCC2_MII_CRS/L1RXDB2		H24 <sup>3</sup>
PB29/FCC2_MII_RMII_TX_EN         K21³           PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYNT/L1CLKOA2         AF23³           PC1/BRGO6/L1RQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CT54/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB25³           PC11/CT53/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CT51         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PB27/FCC2_MII_COL/L1TXDB2		E25 <sup>3</sup>
PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV         D24³           PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/\$M\$YN1/L1CLKOA2         AF23³           PC1/BRGO6/L1RQA2         AD23³           PC4/\$MRXD1/\$I2_L1\$T4/FCC2_CD         AB22³           PC5/\$MTXD1/\$I2_L1\$T3/FCC2_CTS         AE24³           PC6/FCC1_CD/\$I2_L1\$T2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CT\$         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RT\$1/\$I2_L1\$T2/CT\$3         AC24³           PC9/CT\$4/L1T\$YNCA2         AA23³           PC10/CD3/U\$B_RN         AB25³           PC11/CT\$3/U\$B_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CT\$1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PB28/FCC2_MII_RMII_RX_ER/FCC2_I	RTS/TXD1	D26 <sup>3</sup>
PB31/FCC2_MII_TX_ER         E23³           PC0/DREQ3/BRGO7/SMSYN1/L1CLKOA2         AF23³           PC1/BRG06/L1RQA2         AD23³           PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CTS4/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB25³           PC11/CTS3/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRG05         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRG08/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRG07/TGATE1         P24³	PB29/FCC2_MII_RMII_TX_EN		K21 <sup>3</sup>
PC0/DREQ3/BRGO7/SMSYN1/L1CLKOA2       AF23³         PC1/BRGO6/L1RQA2       AD23³         PC4/SMRXD1/SI2_L1ST4/FCC2_CD       AB22³         PC5/SMTXD1/SI2_L1ST3/FCC2_CTS       AE24³         PC6/FCC1_CD/SI2_L1ST2       FCC1_UT_RXADDR2       AF24³         PC7/FCC1_CTS       FCC1_UT_TXADDR2       AE26³         PC8/CD4/RTS1/SI2_L1ST2/CTS3       AC24³         PC9/CT54/L1TSYNCA2       AA23³         PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRGO5       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRGO8/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRGO7/TGATE1       P24³	PB30/FCC2_MII_RX_DV/FCC2_RMII_0	CRS_DV	D24 <sup>3</sup>
PC1/BRGO6/L1RQA2       AD23³         PC4/SMRXD1/SI2_L1ST4/FCC2_CD       AB22³         PC5/SMTXD1/SI2_L1ST3/FCC2_CTS       AE24³         PC6/FCC1_CD/SI2_L1ST2       FCC1_UT_RXADDR2       AF24³         PC7/FCC1_CTS       FCC1_UT_TXADDR2       AE26³         PC8/CD4/RTS1/SI2_L1ST2/CTS3       AC24³         PC9/CTS4/L1TSYNCA2       AA23³         PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRGO5       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRGO8/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRGO7/TGATE1       P24³	PB31/FCC2_MII_TX_ER		E23 <sup>3</sup>
PC4/SMRXD1/SI2_L1ST4/FCC2_CD         AB22³           PC5/SMTXD1/SI2_L1ST3/FCC2_CTS         AE24³           PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CTS4/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB25³           PC11/CTS3/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC0/DREQ3/BRGO7/SMSYN1/L1CLK0	DA2	AF23 <sup>3</sup>
PC5/SMTXD1/SI2_L1ST3/FCC2_CTS       AE24³         PC6/FCC1_CD/SI2_L1ST2       FCC1_UT_RXADDR2       AF24³         PC7/FCC1_CTS       FCC1_UT_TXADDR2       AE26³         PC8/CD4/RTS1/SI2_L1ST2/CTS3       AC24³         PC9/CTS4/L1TSYNCA2       AA23³         PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRG05       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRG08/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRG07/TGATE1       P24³	PC1/BRGO6/L1RQA2		AD23 <sup>3</sup>
PC6/FCC1_CD/SI2_L1ST2         FCC1_UT_RXADDR2         AF24³           PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE26³           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC24³           PC9/CTS4/L1TSYNCA2         AA23³           PC10/CD3/USB_RN         AB25³           PC11/CTS3/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRG05         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRG08/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRG07/TGATE1         P24³	PC4/SMRXD1/SI2_L1ST4/FCC2_CD		AB22 <sup>3</sup>
PC7/FCC1_CTS         FCC1_UT_TXADDR2         AE263           PC8/CD4/RTS1/SI2_L1ST2/CTS3         AC243           PC9/CTS4/L1TSYNCA2         AA233           PC10/CD3/USB_RN         AB253           PC11/CTS3/USB_RP/L1TXD3A2         V223           PC12/DONE3         FCC1_UT_RXADDR1         AA263           PC13/BRG05         FCC1_UT_TXADDR1         V233           PC14/CD1         FCC1_UT_RXADDR0         W243           PC15/CTS1         FCC1_UT_TXADDR0         U243           PC16/CLK16         T233           PC17/CLK15/BRGO8/DONE2         T263           PC18/CLK14/TGATE2         R263           PC19/CLK13/BRGO7/TGATE1         P243	PC5/SMTXD1/SI2_L1ST3/FCC2_CTS		AE24 <sup>3</sup>
PC8/CD4/RTS1/SI2_L1ST2/CTS3       AC24³         PC9/CTS4/L1TSYNCA2       AA23³         PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRGO5       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRGO8/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRGO7/TGATE1       P24³	PC6/FCC1_CD/SI2_L1ST2	FCC1_UT_RXADDR2	AF24 <sup>3</sup>
PC9/CTS4/L1TSYNCA2       AA23³         PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRGO5       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRGO8/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRGO7/TGATE1       P24³	PC7/FCC1_CTS	FCC1_UT_TXADDR2	AE26 <sup>3</sup>
PC10/CD3/USB_RN       AB25³         PC11/CTS3/USB_RP/L1TXD3A2       V22³         PC12/DONE3       FCC1_UT_RXADDR1       AA26³         PC13/BRGO5       FCC1_UT_TXADDR1       V23³         PC14/CD1       FCC1_UT_RXADDR0       W24³         PC15/CTS1       FCC1_UT_TXADDR0       U24³         PC16/CLK16       T23³         PC17/CLK15/BRGO8/DONE2       T26³         PC18/CLK14/TGATE2       R26³         PC19/CLK13/BRGO7/TGATE1       P24³	PC8/CD4/RTS1/SI2_L1ST2/CTS3		AC24 <sup>3</sup>
PC11/CTS3/USB_RP/L1TXD3A2         V22³           PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC9/CTS4/L1TSYNCA2		AA23 <sup>3</sup>
PC12/DONE3         FCC1_UT_RXADDR1         AA26³           PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC10/CD3/USB_RN		AB25 <sup>3</sup>
PC13/BRGO5         FCC1_UT_TXADDR1         V23³           PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC11/CTS3/USB_RP/L1TXD3A2		V22 <sup>3</sup>
PC14/CD1         FCC1_UT_RXADDR0         W24³           PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC12/DONE3	FCC1_UT_RXADDR1	AA26 <sup>3</sup>
PC15/CTS1         FCC1_UT_TXADDR0         U24³           PC16/CLK16         T23³           PC17/CLK15/BRGO8/DONE2         T26³           PC18/CLK14/TGATE2         R26³           PC19/CLK13/BRGO7/TGATE1         P24³	PC13/BRGO5	FCC1_UT_TXADDR1	V23 <sup>3</sup>
PC16/CLK16 T23 <sup>3</sup> PC17/CLK15/BRGO8/DONE2 T26 <sup>3</sup> PC18/CLK14/TGATE2 R26 <sup>3</sup> PC19/CLK13/BRGO7/TGATE1 P24 <sup>3</sup>	PC14/CD1	FCC1_UT_RXADDR0	W24 <sup>3</sup>
PC17/CLK15/BRGO8/DONE2       T263         PC18/CLK14/TGATE2       R263         PC19/CLK13/BRGO7/TGATE1       P243	PC15/CTS1	U24 <sup>3</sup>	
PC18/CLK14/TGATE2 R26 <sup>3</sup> PC19/CLK13/BRGO7/TGATE1 P24 <sup>3</sup>	PC16/CLK16	T23 <sup>3</sup>	
PC19/CLK13/BRGO7/TGATE1 P24 <sup>3</sup>	PC17/CLK15/BRGO8/DONE2	T26 <sup>3</sup>	
	PC18/CLK14/TGATE2	R26 <sup>3</sup>	
PC20/CLK12/USBOF L26 <sup>3</sup>	PC19/CLK13/BRGO7/TGATE1		P24 <sup>3</sup>
	PC20/CLK12/USBOE		L26 <sup>3</sup>

**Table 19. Pinout (continued)** 

Р		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball
PC21/CLK11/BRGO6/CP_INT		L24 <sup>3</sup>
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 <sup>3</sup>
PC23/CLK9/BRGO5/DACK3/CD1		K24 <sup>3</sup>
PC24/CLK8/TIN3/TOUT4/DREQ2/B	RGO1	K23 <sup>3</sup>
PC25/CLK7/BRGO4/DACK2/SPISE	L	F26 <sup>3</sup>
PC26/CLK6/TOUT3/TMCLK		H23 <sup>3</sup>
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 <sup>3</sup>
PC28/CLK4/TIN1/TOUT2/SPICLK		D25 <sup>3</sup>
PC29/CLK3/TIN2/BRGO2/CTS1		F24 <sup>3</sup>
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 <sup>3</sup>
PD14/I2CSCL		AC26 <sup>3</sup>
PD15/I2CSDA		Y23 <sup>3</sup>
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 <sup>3</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 <sup>3</sup>
PD18/SPICLK	FCC1_UT_RXADDR4	W25 <sup>3</sup>
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 <sup>3</sup>
PD20/RTS4/L1RSYNCA2		R24 <sup>3</sup>
PD21/TXD4/L1RXD0A2		P23 <sup>3</sup>
PD22/RXD4/L1TXD0A2		N25 <sup>3</sup>
PD23/RTS3/USB_TP		K26 <sup>3</sup>
PD24/TXD3/USB_TN		K25 <sup>3</sup>
PD25/RXD3/USB_RXD		J25 <sup>3</sup>
PD29/RTS1	FCC1_UT_RXADDR3	C26 <sup>3</sup>
PD30/TXD1		E24 <sup>3</sup>
PD31/RXD1	B25 <sup>3</sup>	
VCCSYN		C18
VCCSYN1	K6	
CLKIN2		C21
No connect <sup>4</sup>		D19 <sup>4</sup> , J3 <sup>4</sup> , AD24 <sup>5</sup>

**Table 19. Pinout (continued)** 

Pin Name			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 only	Ball	
I/O power		B4, F3, J2, N4, AD1, AD5, AE8, AC13, AD18, AB24, AB26, W23, R25, M25, F25, C25, C22, B17, B12, B8, E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9	
Core Power		F5, K5, M5, AA5, AB7, AA13, AA19, AA21, Y22, AC25, U22, R22, L21, H22, E22, E20, E15, F13, F11, F8, L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10	
Ground		E19, E2, K1, Y2, AE1, AE4, AD9, AC14, AE17, AC19, AE25, V24, P26, M26, G26, E26, B21, C12, C11, C8, A8, B18, A18, A2, B1, B2, A5, C5, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17	

<sup>&</sup>lt;sup>1</sup> Must be tied to ground.

 $<sup>^2</sup>$   $\,$  Should be tied to VDDH via a 2K  $\Omega$  external pull-up resistor.

<sup>&</sup>lt;sup>3</sup> The default configuration of the CPM pins (PA[8–31], PB[18–31], PC[0–1,4–29], PD[7–25, 29–31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

<sup>&</sup>lt;sup>4</sup> This pin is not connected. It should be left floating.

<sup>&</sup>lt;sup>5</sup> Must be pulled down or left floating

#### **Package**

### 9 Package

Figure 13 shows the side profile of the PBGA package.




Figure 13. Side View of the PBGA Package Remove

Table 20 provides package parameters. Figure 14 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.

**Table 20. Package Parameters** 

Code	Туре	Outline (mm)	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)
VR, ZQ	PBGA	27 x 27	516	1	2.25

#### **NOTE: Temperature Reflow for the VR Package**

In the VR package, sphere composition is lead-free (refer to Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Users should consult "Motorola PowerQUICC II<sup>TM</sup> Pb-Free Packaging Information" (MPC8250PBFREEPKG) available at www.motorola.com/semiconductors.

#### **Package**




Figure 14. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA

**Ordering Information** 

## 10 Ordering Information

Figure 15 provides an example of the Motorola part numbering nomenclature for the MPC8272. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact a local Motorola sales office.




Figure 15. Motorola Part Number Key

## 11 Document Revision History

Table 21 lists significant changes between revisions of this hardware specification.

**Table 21. Document Revision History** 

Revision	Date	Substantive Changes
0	5/2003	NDA release

#### **Document Revision History**

**Table 21. Document Revision History** 

Revision	Date	Substantive Changes
0.1	9/2003	<ul> <li>Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine)</li> <li>Table 5: Addition of note 2 to V<sub>IH</sub></li> <li>Table 5: Changed I<sub>OL</sub> for 60x signals to 6.0 mA</li> <li>Modification of note 1 for Table 15, Table 16, Table 17, and Table 18</li> <li>Table 19: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned to both CS5 and GND. AD8 is only assigned to CS5.</li> <li>Table 19: Addition of note 4 to Thermal0 (D19) and Thermal1(J3)</li> <li>Addition of ZQ package code to Figure 15</li> </ul>
0.2	12/2003	<ul> <li>Table 1: New</li> <li>Table 2: New</li> <li>Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V</li> <li>Table 5: Addition of note 2 regarding TRST and PORESET (see V<sub>IH</sub> row of Table 5)</li> <li>Table 5 and Table 19: Addition of muxed signals</li></ul>

**Document Revision History** 

THIS PAGE INTENTIONALLY LEFT BLANK

#### **HOW TO REACH US:**

#### **USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274

#### JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

#### ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

#### **TECHNICAL INFORMATION CENTER:**

(800) 521-6274

#### **HOME PAGE:**

www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003