查询MSK1461供应商

M.S.KENNEDY CORP.

HIGH SPEED/VOLTAGE OP AMP

1461

MIL-PRF-38534 CERTIFIED

14 Offect Adjust

(315) 701-6751

捷多邦,专业PCB打样了。 ISO 9001 CERTIFIED BY DSCC


4707 Dey Road Liverpool, N.Y. 13088

FEATURES:

- Extremely Fast $500v/\mu S$
- Wide Supply Range $\pm 15V$ to $\pm 45V$
- VMOS Output, No S.O.A. Restrictions WW.DZSC.COM
- Large Gain-Bandwidth Product
- FET Input
- **Electrically Isolated Case**
- 800mA Typical Output Current

DESCRIPTION:

The MSK 1461 is a state of the art high speed FET input operational amplifier. The distinguishing characteristic of the MSK 1461 is its unique VMOS output stage which completely eliminates the safe operating area restrictions associated with secondary breakdown of bipolar transistor output stage op-amps. Freedom from secondary breakdown allows the 1461 to handle large output currents at any voltage level limited only by transistor junction temperature. 115 dB of open loop gain gives the 1461 high closed loop gain accuracy and the typical ± 1.0mV of input offset voltage will fit well in any error budget. A 500 V/ μ S slew rate and 1200 MHz gain bandwidth product make the 1461 an outstanding high-speed op-amp. A single external capacitor is used for compensation and output current limiting is user programmable through the selection of two external resistors.



No Connection

ABSOLUTE MAXIMUM RATINGS

$\pm Vcc$	Supply Voltage ±45V
Ιουτ	Output Current
Vin	Differential Input Voltage
Rтн	Thermal Resistance
	Junction to Case

(Output Devices Only)

Тsт	Storage	Temperature Range	-65°C to +150°C
_		_	

- T_{LD} Lead Temperature Range \ldots \ldots \ldots $.300\,^{o}\text{C}$ (10 Seconds)
- Tc Case Operating Temperature Junction Temperature + 175°C Тı

ELECTRICAL SPECIFICATIONS

D		Group A	MSK 1461B			MSK 1461			
Parameter	Test Conditions	Subgroup	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
STATIC									
Supply Voltage Range ③		-	±15	-	±45	±15	-	±45	V
Quiescent Current	$V_{IN} = OV$	1	-	±19	±25	-	±19	±28	mA
	V IN = O V	2,3	-	±21	± 35	-	-	-	mA
Thermal Resistance ③	Junction to Case	-	-	11	12	-	11	15	°C/W
INPUT									
Input Offset Voltage	$V_{IN} = 0V A_V = -10V/V$	1	-	±1.0	±5.0	-	±1.0	±8.0	mV
Input Offset Voltage Drift	Bal. Pins = N/C	2,3	-	±6.0	± 50	-	±10	-	µV/°C
Input Offset Adjust ③	RPOT = $10K\Omega$ to + Vcc	-	-	±8.0	-	-	±8.0	-	V
Innut Bing Current	Vcm=0V	1	-	±10	±300	-	±10	±300	pА
Input Bias Current	Either Input	2,3	-	±10	±100	-	-	-	nA
Input Offset Current (3)	Vcm=0V	-	-	±5.0	-	-	±5.0	-	pА
input Onset Current 3	V CM = 0 V	-	-	± 5.0	-	-	-	-	nA
Input Impedance ③	F = DC	-	-	3x10 ¹¹	2 _	-	3x10 ¹²	-	Ω
Common Mode Range ③		-	±22	±24	-	±22	±24	-	V
Common Mode Rejection Ratio (3 F=10KHz Vсм=±22V	4	90	100	-	90	100	-	dB
OUTPUT									
Output Maltana Cuina	$R_L = 50\Omega$ $A_V = -5V/V$	4	±27	±31	-	±27	±31	-	V
Output Voltage Swing	$R_L = 1 K \Omega$	4	± 30	±33	-	± 30	±33	-	V
$\label{eq:RL} Output \ Current, \ Peak \qquad \qquad R_L \!=\! 33\Omega \ \ A_V \!=\! -5V/V \ \ T_J \!<\! 1$		4	±600	±800	-	±600	±800	-	mA
Settling Time ②③	0.1% 10V step	4	-	400	800	-	400	800	nS
TRANSFER CHARACTERISTICS									
Slew Rate	$V_{OUT}=\pm10V\ R_L=1K\Omega\ A_V=-5V/V$	4	200	500	-	200	500	-	V/µS
Open Loop Voltage Gain ③	Open Loop Voltage Gain (3) $R_L = 1K\Omega$ F = 100Hz		90	106	-	90	106	-	dB
Gain Bandwidth Product ③ F=100KHz		4	800	1200	-	800	1200	-	MHz

NOTES:


- $Rsc\,{=}\,0\Omega$ and $\,\pm\,Vcc\,{=}\,36VDC$ unless otherwise specified.
- AV = -1, measured in false summing junction circuit.
- Devices shall be capable of meeting the parameter, but need not be tested. Typical parameters are for reference only.
- 1034567 Industrial grade devices shall be tested to subgroups 1 and 4 unless otherwise specified.
- Military grade devices ("B" suffix) shall be 100% tested to subgroups 1,2,3 and 4.
- Subgroups 5 and 6 testing available upon request.
- Subgroup 1,4 Tc = +25 °C Subgroup 2,5 TJ = +125 °C
- ~

APPLICATION NOTES

HEAT SINKING

To select the correct heat sink for your application, refer to the thermal model and governing equation below.

Thermal Model:



Governing Equation:

 $T_J = P_D x (R_{\theta JC} + R_{\theta CS} + R_{\theta SA}) + T_A$

Where

- T_J = Junction Temperature
- PD = Total Power Dissipation
- $R_{\theta JC}$ = Junction to Case Thermal Resistance
- $R\theta cs$ = Case to Heat Sink Thermal Resistance
- $R\theta SA =$ Heat Sink to Ambient Thermal Resistance
- Tc = Case Temperature
- TA = Ambient Temperature
- Ts = Sink Temperature

Example:

In our example the amplifier application requires the output to drive a 20 volt peak sine wave across a 400Ω load for 50mA of peak output current. For a worst case analysis we will treat the 50mA peak output current as a D.C. output current. The power supplies shall be set to ± 40 VDC.

- 1.) Find Driver Power Dissipation
 - PD = [(quiescent current) x (+Vs (-Vs))] +
 - [(+Vs-Vo) x Іоит]
 - = [(50mA) x (80V)] + [(20V) x (0.05A)]
 - = 4W + 1.0W
 - = 5Watts
- 2.) For conservative design, set $T_J = +125 \,^{\circ}C$.
- 3.) For this example, worst case $TA = +50^{\circ}C$
- 4.) $R_{\theta JC} = 12^{\circ}C/W$ from MSK 1461B Data Sheet
- 5.) R_{θ CS = 0.15 °C/W for most thermal greases}
- 6.) Rearrange governing equation to solve for Resa
- $R_{\theta SA} = ((T_J T_A)/P_D) (R_{\theta JC}) (R_{\theta CS})$ = ((125°C - 50°C) / 5W) - (12°C/W) - (.15°C/W) $\cong 2.85°C/W$

The heat sink in this example must have a thermal


CURRENT LIMIT

The output current of the MSK 1461 is internally limited to approximately $\pm 750 mA$ by two 0.8Ω internal current limit resistors. Additional current limit can be achieved through the use of two external current limit resistors. One resistor (+Rsc) limits the positive output current and the other (-Rsc) limits the negative output current. The value of the current limit resistors can be determined as follows:


$$\pm Rsc = [(0.65V/\pm ILIM) - 0.8\Omega]$$

Since the 0.65V term is obtained from the base to emitter voltage drop of a bipolar transistor, the equation only holds true for +25 °C operation. As case temperature increases, the 0.65V term will decrease making the actual current limit set point decrease slightly.

The following schematic illustrates how to connect each current limit resistor:



INPUT OFFSET ADJUST CONNECTION



POWER SUPPLY BYPASSING

Both the negative and the positive power supplies must be effectively decoupled with a high and low frequency bypass circuit to avoid power supply induced oscillation. An effective decoupling scheme consists of a 0.1μ F ceramic capacitor in parallel with a 4.7μ F tantalum capacitor from each power supply pin to ground.

SAFE OPERATING AREA


Any designer who has worked with power operational amplifiers is familiar with Safe Operating Area (S.O.A.) curves. S.O.A. curves are a graphical representation of the following three power limiting factors of any bipolar transistor output op-amp.


- 1. Wire Bond Current Carrying Capability
- 2. Transistor Junction Temperature
- 3. Secondary Breakdown Limitations


Since the MSK 1461 utilizes a MOSFET output, there are no secondary breakdown limitations and therefore no need for S.O.A. curves. The only limitation on output power is the junction temperature of the output drive transistors.


Whenever possible, junction temperature should be kept below 150°C to ensure high reliability. See "Heat Sinking" for more information involving junction tempera-


TYPICAL PERFORMANCE CURVES















OUTPUT CURRENT vs










MECHANICAL SPECIFICATIONS



NOTE: ALL DIMENSIONS ARE ± 0.010 UNLESS OTHERWISE LABELED.

ORDERING INFORMATION

Part Number	Screening Level
MSK1461	Industrial
MSK1461B	Military-Mil-PRF-38534

M.S. Kennedy Corp. 4707 Dey Road, Liverpool, New York 13088 Phone (315) 701-6751 FAX (315) 701-6752 www.mskenndy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however, and assumes no liability for the use of its products.