查询MSK3001供应商

捷多邦,专业PCB打样工厂。24小时加急出货 ISO-9001 CERTIFIED BY DSCC

7 Gate 4

Drain 3,4

6

THREE PHASE BRIDGE 50 **MOSFET POWER MODULE**

4707 Dey Road Liverpool, N.Y. 13088

(315) 701-6751

FEATURES:

Pin Compatible with IRFT001

M.S.KENNEDY CORP.

- P and N Channel MOSFETs for Ease of Drive
- · Isolated Package for Direct Heat Sinking, Excellent Thermal Conductivity
- Avalanche Rated Devices
- · Interfaces Directly with Most Brushless Motor Drive IC's
- 100 Volt, 5 Amp Full Three Phase Bridge at 25°C

DESCRIPTION:

The MSK 3001 is a three phase bridge power circuit packaged in a space efficient isolated ceramic tab power SIP package. Consisting of P-Channel MOSFETs for the top transistors and N-Channel MOSFETs for the bottom transistors, the MSK 3001 will interface directly with most brushless motor drive IC's without special gate driving requirements. The MSK 3001 uses M.S.Kennedy's proven power hybrid technology to bring a cost effective high performance circuit for use in today's sophisticated servo motor and disk drive systems. The MSK 3001 is a replacement for the IRFT001 with only minor differences in mechanical and electrical specifications.

EQUIVALENT SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

Vdss	Drain to Source Voltage	
Vdgdr	Drain to Gate Voltage	
	$(R_{GS} = 1M\Omega)$	
Vgs	Gate to Source Voltage	
	(Continuous) ± 20V MAX	
ID	Continuous Current	
IDM	Pulsed Current	
Rth-JC	Thermal Resistance	
	(Junction to Case)	

	Single Pulse Avalanche Energy
	(Q1,Q3,Q5)
	(Q2,Q4,Q6)
ТJ	Junction Temperature + 175°C MAX
Ts⊤	Storage Temperature
Tс	Case Operating Temperature Range -55°C to +125°C
TLD	Lead Temperature Range
	(10 Seconds)

ELECTRICAL SPECIFICATIONS

Parameter	Test Conditions	MSK3001				
Falametei		Min.	Тур.	Max.	Units	
Drain-Source Breakdown Voltage	$V_{GS} = 0$ ID = 0.25mA (All Transistors)	100	-	-	V	
Drain Source Lookage Current	$V_{DS} = 100V V_{GS} = 0V (Q1,Q3,Q5)$	-	-	25	μA	
	VDS=-100V VGS=0V (Q2,Q4,Q6)	-	-	-100	μA	
Gate-Source Leakage Current	$V_{GS} = \pm 20V V_{DS} = 0$ (All Transistors)	-	-	±100	nA	
Gate Source Threshold Voltage	$V_{DS} = V_{GS}$ ID = 250 μ A (Q1,Q3,Q5)	2.0	-	4.0	V	
Gate-Source Theshold Voltage	$V_{DS} = V_{GS}$ ID = 250 μ A (Q2,Q4,Q6)	-2.0	-	-4.0	V	
Drain Source On Begistened	$V_{GS} = 10V I_D = 5.6A (Q1,Q3,Q5)$	-	0.18	0.30	Ω	
	$V_{GS} = -10V I_D = -3.4A (Q2,Q4,Q6)$	-	0.37	0.75	Ω	
Drain Source On Begistened	$V_{GS} = 10V I_D = 5.6A (Q1,Q3,Q5)$	-	-	0.21	Ω	
	VGS = 10V ID = -3.4A (Q2,Q4,Q6)	-	-	0.60	Ω	
Earward Transpoordustance (1)	VDS=25V ID=5.7A (Q1,Q3,Q5)	2.7	-	-	S	
	$V_{DS} = -50V \ I_D = -3.4A \ (Q2, Q4, Q6)$	1.5	-	-	S	
N-Channel (Q1,Q3,Q5)						
Total Gate Charge ①	ID = 5.7A	-	-	25	nC	
Gate-Source Charge ①	Vds = 80V	-	-	4.8	nC	
Gate-Drain Charge ①	$V_{GS} = 10V$	-	-	11	nC	
Turn-On Delay Time ①	$V_{DD} = 50V$	-	4.5	-	nS	
Rise Time ①	ID = 5.7A	-	23	-	nS	
Turn-Off Delay Time ①	$R_G = 22\Omega$	-	32	-	nS	
Fall Time ①	$R_D = 8.6\Omega$	-	23	-	nS	
Input Capacitance ①	VGS=0V	-	330	-	pF	
Output Capacitance ①	Vds = 25V	-	92	-	pF	
Reverse Transfer Capacitance ①	f = 1MHz	-	54	-	pF	
P-CHANNEL (Q2,Q4,Q6)						
Total Gate Charge ①	ID = -6.8A	-	-	18	nC	
Gate-Source Charge ①	Vds=-80V	-	-	3.0	nC	
Gate-Drain Charge ①	Vgs=-10V	-	-	9.0	nC	
Turn-On Delay Time ①	Vdd = -50V	-	9.6	-	nS	
Rise Time ①	ID = -6.8A	-	29	-	nS	
Turn-Off Delay Time ①	$R_G = 18\Omega$	-	21	-	nS	
Fall Time ①	$R_D = 7.1\Omega$	-	25	-	nS	
Input Capacitance ①	Vgs=0V	-	390	-	pF	
Output Capacitance ①	V _{DS} = -25V	-	170	-	pF	
Reverse Transfer Capacitance ①	f = 1MHz	-	45	-	рF	
BODY DIODE						
Environd On Violtage	Is=5.5A VGs=0V (Q1,Q3,Q5)	-	1.3	-	V	
Forward On Voltage	$I_{S} = -5.6A V_{GS} = 0V (Q2, Q4, Q6)$	-	-1.6	-	V	
Poversa Pasavary Time (1)	$Is = 5.7A \text{ di/dt} = 100A/\mu S (Q1,Q3,Q5)$	-	99	150	nS	
neverse necovery time ()	Is=-6.8A di/dt=100A/µS (Q2,Q4,Q6)	-	100	200	nS	
Powerse Personal Charge (1)	Is=5.7A di/dt=100A/µS (Q1,Q3,Q5)	-	0.39	0.58	μC	
neverse necovery charge ()	Is=-6.8A di/dt=100A/µS (Q2,Q4,Q6)	-	0.33	0.66	μC	

NOTES:

① This parameter is guaranteed by design but need not be tested. Typical parameters are representative of actual device performance but are for reference only. ② Resistance as seen at package pins. ③ Resistance for dia only: use for thermal calculations

APPLICATION NOTES

N-CHANNEL GATES (Q1,Q3,Q5)

For driving the N-Channel gates, it is important to keep in mind that it is essentially like driving a capacitance to a sufficient voltage to get the channel fully on. Driving the gates to +15 volts with respect to their sources assures that the transistors are on. This will keep the dissipation down to a minimum level [RDs(ON) specified in the data sheet]. How quickly the gate gets turned ON and OFF will determine the dissipation of the transistor while it is transitioning from OFF to ON, and vice-versa. Turning the gate ON and OFF too slow will cause excessive dissipation, while turning it ON and OFF too fast will cause excessive switching noise in the system. It is important to have as low a driving impedance as practical for the size of the transistor. Many motor drive IC's have sufficient gate drive capability for the MSK 3001. If not, paralleled CMOS standard gates will usually be sufficient. A series resistor in the gate circuit slows it down, but also suppresses any ringing caused by stray inductances in the MOSFET circuit. The selection of the resistor is determined by how fast the MOSFET wants to be switched. See Figure 1 for circuit details.



P-CHANNEL GATES (02,04,06)

Most everything applies to driving the P-Channel gates as the N-Channel gates. The only difference is that the P-Channel gate to source voltage needs to be negative. Most motor drive IC's are set up with an open collector or drain output for directly interfacing with the P-channel gates. If not, an external common emitter switching transistor configuration (see Figure 2) will turn the P-Channel MOSFET on. All the other rules of MOSFET gate drive apply here. For high supply voltages, additional circuitry must be used to protect the P-Channel gate from excessive voltages.



BRIDGE DRIVE CONSIDERATIONS

It is important that the logic used to turn ON and OFF the various transistors allow sufficient "dead time" between a high side transistor and its low side transistor to make sure that at no time are they both ON. When they are, this is called "shoot-through", and it places a momentary short across the power supply. This overly stresses the transistors and causes excessive noise as well. See Figure 3.





TYPICAL PERFORMANCE CURVES

N-CHANNEL DEVICES (Q1,Q3,Q5)









P-CHANNEL DEVICES (Q2,Q4,Q6)



DRAIN CURRENT vs GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMP.



MECHANICAL SPECIFICATIONS



ORDERING INFORMATION

PART NUMBER	SCREENING LEVEL		
MSK 3001	Industrial		

M.S. Kennedy Corp. 4707 Dey Road, Liverpool, New York 13088 Phone (315) 701-6751 FAX (315) 701-6752 www.mskennedy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however, and assumes no liability for the use of its products.