

WW.DZSC.COM 捷多邦,专业PCB打样工厂,24小时加急

OKI Semiconductor

出货 This version: Nov. 1997 Previous version: Mar. 1996 WWW.DZSC

MSM5238

32-DOT LCD COMMON DRIVER

GENERAL DESCRIPTION

The MSM5238 is a dot matrix LCD common driver LSI which is fabricated using low power CMOS metal gate technology. The scanning signal in one matrix display frame can be divided into up to 1/32 duty. This LSI consists of 32-bit shift register, 32-bit level shifter and 32-bit 4-level driver.

W.DZSC.COM

This LSI can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from an external source.


FEATURES

- Supply voltage
- : 3 to 7V • LCD driving voltage : 3 to 16V
- Applicable LCD duty : 1/32 to 1/64 (1/64 duty is available when MSM5238s are cascade-connected)
- Bias voltage can be supplied externally.
- Applicable segment driver: MSM5839B/C (40 outputs)
- Package options:

44-pin plastic QFP (QFP44-P-910-0.80-K) (Product name: MSM5238GS-K) 44-pin plastic QFP (QFP44-P-910-0.80-L2) (Product name: MSM5238GS-L2) 44-pin plastic QFP (QFP44-P-910-0.80-2K) (Product name: MSM5238GS-2K) WWW.DZSC.COM




BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)

(Top view)



NC: No connection

44-Pin Plastic QFP (Type L)

* Pin 17 is an auxiliary pin. It must be connected to the power supply or left open.

| Parameter | Symbol | Condition | Rating | Unit |
|---------------------|------------------|---|-------------|------|
| Supply Voltage | V _{DD} | Ta = 25°C | -0.3 to +7 | V |
| Supply Voltage | V _{LCD} | Ta = 25°C, V _{DD} –V _{EE} | 0 to 16.5 | V |
| Input Voltage | VI | Ta = 25°C | -0.3 to VDD | V |
| Storage Temperature | T _{STG} | _ | -55 to +150 | °C |

ABSOLUTE MAXIMUM RATINGS

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit |
|-----------------------|------------------|------------------------------------|------------|------|
| Supply Voltage | V _{DD} | — | 3 to 7 | V |
| Supply Voltage | V _{LCD} | V _{DD} -V _{EE} * | 3 to 16 | V |
| Operating Temperature | T _{op} | _ | -40 to +85 | °C |
| Fan-Out | N | MOS load | 5 | |

* $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_{EE} (V_4)$


ELECTRICAL CHARACTERISTICS DC Characteristics

| Parameter | Symbol | V _{DD} (V) | V _{SS} (V) | V _{EE} (V) | Condition | Min. | Тур. | Max. | Unit | |
|--|------------------------------------|------------------------|------------------------|--|--|----------|---------|---------|------|--|
| "H" Input Voltage VIH1/VIH2 *1 | 5 | 0 | 0 to 9 | _ | 3.6/4.2 | _ | _ | V | | |
| | 7 | 0 | 0 to -7 | _ | 5.2/6.0 | _ | | v | | |
| | 5 0 | | 0 to 9 | _ | _ | _ | 0.8/0.4 | | | |
| "L" Input Voltage | V _{IL1} /V _{IL2} | 7 | 0 | 0 to -7 | | | _ | 1.1/0.5 | V | |
| Input Current | I _{IH} | 7 | 0 | -7 | V _I = 7V | _ | _ | 1 | μA | |
| Input Current | IIL | 7 | 0 | -7 | $V_{I} = 0V$ | _ | _ | -1 | | |
| "II" Output Voltage | V *0 | 5 | 0 | 0 to 9 | $I_0 = -40 \mu A$ | 4.2 | _ | | V | |
| "H" Output Voltage V _{OH} *2 | | 7 | 0 | 0 to -7 | I ₀ = -56μA | 5.8 | _ | _ | V | |
| "I." Outrast Malta an | V +0 | 5 | 0 | 0 to 9 | I ₀ = 0.2mA | - | | 0.4 | V | |
| 'L" Output Voltage V _{OL} *2 | | 7 | 0 | 0 to -7 | I ₀ = 0.3mA | _ | | 0.4 | V | |
| | | | 0 | 0 | V_0 : DRV output $V_0 - V_1 = 0.25V$ | _ | 500 | 2000 | 0 | |
| (V ₁ , V _{EE} (V ₄)) | Bon | 5 | 0 | -5 | | _ | 250 | 1000 | | |
| | 7 | 0 | 0 | $V_1 = V_{EE}$ to $(V_{DD} - 0.25V)$ $V_0 - V_4 = 0.25V$ V_4 (V_{EE}) : OV MAX | — | 350 | 1400 | Ω | | |
| | | 0 | -7 | | — | 200 | 800 | | | |
| ON NUSISIANUC | | 5 | 0 | 0 | $V_{\rm N} = V_2 \text{ or } V_3$ | _ | 800 | 3200 | | |
| R _{ON} | 5 | 0 | -5 | $V_0 = DRV$ output | _ | 450 | 1800 | Ω | | |
| | (V ₂ , V ₃) | 7 | 0 | 0 | $V_0 - V_N = 0.25V$ $V_N = V_{EE}$ to (V _{DD} - 0.25V) | | 550 | 2200 | | |
| | | , | 0 | -7 | $v_{\rm N} = v_{\rm EE} to (v_{\rm DD} - 0.23v)$ | | 350 | 1400 | | |
| OFF Leakage Current | IOFF | 5 | 0 | -9 | _ | | — | ±5 | μA | |
| | | 7 | 0 | -7 | — | <u> </u> | | ±5 | | |
| Supply Current | I _{DD} | 5 | 0 | -9 | — | <u> </u> | _ | 0.5 | mA | |
| | | 7 | 0 | -7 | _ | | | 1.0 | | |
| Input Capacitance | Cı | _ | — | — | _ | - | 5 | _ | рF | |

*1 V_{IH1} and V_{IL1} are input pins for DI and DF, while V_{IH2} and V_{IL2} are input pins for CP. *2 V_{OH} and V_{OL} are output pins for DO.

Switching Characteristics

| Parameter | Symbol | V _{DD} (V) | Condition | Min. | Тур. | Max. | Unit |
|---|---------------------|------------------------|-----------|------|------|------|------|
| | f _(cp) | 5 | | _ | _ | 400 | kHz |
| Clock Frequency | | 7 | | _ | | 550 | |
| Clock Pulse Width | t _{w (cp)} | 5 | | 400 | | _ | ns |
| | | 7 | | 300 | | — | |
| Data Setup Time (DATAIN \rightarrow CP) | t _{SETUP} | 5 | | 100 | _ | _ | ns |
| | | 7 | | 50 | _ | — | |
| Data Hold Time (DATAIN \rightarrow CP) | t _{HOLD} | 5 | | 800 | | _ | ns |
| | | 7 | | 500 | _ | _ | |
| Clock Pulse Rise/Fall Time | t _{r (cp)} | 5 | | _ | _ | 0.5 | me |
| | t _{f (cp)} | 7 | | _ | | 0.1 | ms |



FUNCTIONAL DESCRIPTION Pin Functional Description

• DI

Shift register data input pin which inputs the data on scanning lines in synchronization with a clock (positive logic). This LSI can optionally divide the scanning signal up to 1/32 duty LCD panel because it consists of the 32-bit shift register.

• CP

Clock pulse input pin for the 32-bit shift register. The data is shifted to the 32-bit shift register at the falling edge of the clock pulse. A data set up time (t_{SETUP}) and data hold time (t_{HOLD}) are required between DI and CP. (Refer to Switching Characteristics.) A Schmitt circuit is included in the CP input circuit.

• DF

Synchronous signal input pin for alternate signal for LCD driving.

• V_{DD}, V_{SS}

 V_{DD} is a power supply pin, which is normally from 3.0V to 7.0V. V_{SS} is a ground pin, which is 0V.


• O₁ - O₃₂

Display data output pins which correspond to each data bit in the latch. One of V_1 , V_2 , V_3 and V_{EE} (V_4) is selected as a display driving voltage source based on the combination of latched data level and DF signal. Refer to the Truth Table. $O_1 - O_{32}$ are connected to the common side of the LCD panel.

Bias supply voltage pins to drive the LCD. Use an external bias voltage supply for driving the LCD.

• DO

Shift register output pin. The data which was input from DI is output from DO with 32 bits delay, synchronized with the clock pulse. The MSM5238 is used at 1/32 duty and also at 1/64 duty through cascade connection. Refer to Figure 1 below.



Truth Table

| Latched data | DF | LCD driver output |
|--------------|----|-------------------|
| | L | V ₂ |
| L | Н | V ₄ |
| | L | V ₃ |
| Н | Н | V ₁ |

NOTES ON USE


Note the following when turning power on and off:

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the following power-on and power-off sequences:

When turning power on: First V_{DD} ON, next V_{EE} (V₄), V₃, V₂, V₁ ON. Or both ON at the same time. When turning power off: First V_{EE} (V₄), V₃, V₂, V₁ OFF, next V_{DD} OFF. Or both OFF at the same time.

PACKAGE DIMENSIONS

(Unit : mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).






Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).





Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).