

Pin Description

Pin #	Name	Description
18	$\overline{\text{DR}}$	3-wire FSK Interface Data Ready (CMOS Output). Active low. This output goes low after the last DCLK pulse of each word. This identifies the data (8-bit word) boundary on the serial output stream. Typically, $\overline{\text{DR}}$ is used to latch 8-bit words from the serial-to-parallel converter into a microcontroller.
19	$\overline{\text{CD}}$	Carrier Detect (CMOS Output). Active low. A logic low indicates the presence of in-band signal at the output of the FSK bandpass filter.
20	$\overline{\text{INT}}$	Interrupt (Open Drain Output). Active low. It is active when $\overline{\text{TRIGout}}$ or $\overline{\text{DR}}$ is low, or StD is high. This output stays low until all three signals have become inactive.
21	StD	Dual Tone Alert Signal Delayed Steering Output. When high, it indicates that a guard time qualified alert signal has been detected.
22	ES _t	Dual Tone Alert Signal Early Steering Output. Alert signal detection output. Used in conjunction with St/GT and external circuitry to implement detect and non-detect guard times.
23	St/GT	Dual Tone Alert Signal Steering Input/Guard Time (Analog Input/CMOS Output). A voltage greater than V_{TGT} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V_{TGT} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ES _t and the voltage on St.
24	V _{DD}	Positive Power Supply.

Functional Overview

The MT8843 Calling Number Identification Circuit 2 (CNIC2) is a device compatible with BT, CTA and Bellcore specifications. As shown in Figure 1, CNIC2 provides an FSK demodulator as well as a 3-wire serial interface similar to that of its predecessor, the MT8841 (CNIC). The 3-wire interface has been enhanced to provide two modes of operation - a mode whereby data transfer is initiated by the device and a mode whereby data transfer is initiated by an external microcontroller.

In addition to supporting all the features and functions offered by MT8841, CNIC2 provides line reversal detection, ring detection and dual tone alert signal detection capability. These new functions eliminate some external application circuitry previously required with the MT8841 (CNIC).

SIN227 and SIN242 specify the signalling mechanism between a network and a Terminal Equipment (TE) providing Caller Display Service (CDS). CDS provides Calling Line Identity Presentation (CLIP), that is, delivery of the identity of the caller when a telephone call arrives, before the start of ringing (in the Idle State).

An incoming CDS call is indicated by a polarity reversal on the A and B wires (line reversal), followed by an Idle State Tone Alert Signal. CNIC2

alert signal as well as to receive and demodulate the incoming CCITT V.23 FSK signals.

TW/P&E/312 proposes an alternate CDS TE interface available for use in the CTA network. According to TW/P&E/312, data is transmitted after a single burst of ringing rather than before the first ringing cycle (as specified in SIN227). The Idle State Tone Alert Signal is not required as it is replaced with a single ring burst. CNIC2 has the capability to detect the ring burst. It is also able to demodulate either Bell-202 or CCITT V.23 FSK data following the ring burst, as specified by the CTA.

TR-NWT-000030 specifies generic requirements for transmitting asynchronous voiceband data to Customer Premises Equipment (CPE). SR-TSV-002476 describes the same requirements from the CPE's perspective. The data transmission technique specified in both documents is applicable in a variety of services like Calling Number Delivery (CND), Calling Name Delivery (CNAM) and Calling Identity Delivery on Call Waiting (CIDCW) - services promoted by Bellcore.

In CND/CNAM service, information about a calling party is embedded in the silent interval between the first and second ring. CNIC2 detects the first ring and can then be setup to receive and demodulate the incoming Bell-202 FSK data. The device will output the demodulated data onto a 3-wire serial interface.

The diode bridge shown in Figure 3 half wave rectifies a single ended ring signal. Full wave rectification is achieved if the ringing is balanced. A fraction of the ring voltage is applied to the TRIGin input. When the voltage at TRIGin is above the Schmitt trigger high going threshold V_{T+} , $\overline{\text{TRIGRC}}$ is pulled low as C3 discharges. $\overline{\text{TRIGout}}$ stays low as long as the C3 voltage stays below the minimum V_{T+} .

In a CPE designed for CND/CNAM, $\overline{\text{TRIGout}}$ high to low transition may be used to interrupt or wake up the microcontroller. The controller can thus be put into sleep mode to conserve power.

Dual Tone Alert Signal Detection

According to SIN227 the Idle State Tone Alert Signal allows more reliable detection of Caller Display Service signals. The Idle State Tone Alert Signal follows the line reversal and a silence period. The characteristics of the BT's idle state alerting tone is shown in Table 1.

Item	BT	Bellcore
Low tone frequency	2130Hz \pm 1.1%	2130Hz \pm 0.5%
High tone frequency	2750Hz \pm 1.1%	2750Hz \pm 0.5%
Received signal level	-2dBV to -40dBV per tone on-hook ^a (0.22dBm ^b to -37.78dBm)	-14dBm to -32dBm per tone off-hook
Signal reject level	-46dBV (-43.78dBm)	-45dBm
Signal level differential (twist)	up to 7dB	up to 6dB
Unwanted signals	\leq -20dB (300-3400Hz)	\leq -7dBm ASL ^c near end speech
Duration	88ms to 110ms ^d	75ms to 85ms
Speech present	No	Yes

Table 1. Dual Tone Alert Signal Characteristics

a. The off-hook signal level is -15dBm to -34dBm per tone to be specified in the BT CIDCW specification in the future.
 b. The signal power is expressed in dBm referenced to 600 ohm at the CPE A/B (tip/ring) interface.
 c. ASL = active speech level expressed in dBm referenced to 600 ohm at the CPE tip/ring interface. The level is measured according to method B of Recommendation P.56 "Objective Measurement of Active Speech Level" published in the CCITT Blue Book, volume V "Telephone Transmission Quality" 1989. EPL (Equivalent Peak Level) = ASL+11.7dB
 d. SIN227 suggests that the recognition time should be not less than 20ms if both tones are detected.

Bellcore specifies a similar dual tone alert signal called CPE Alerting Signal (CAS) for use in off-hook data transmission. Bellcore states that the CPE should be able to detect, in the presence of voice, the CPE Alerting Signal.

The dual tone alert signal is separated into the high and low tones with two bandpass filters. A detection algorithm examines the two filter outputs to determine the presence of a dual tone alert signal. The ESt pin goes high when both tones are present. Detect and non-detect guard times can be implemented with external RC components. The guard times improve detection performance by rejecting signals of insufficient duration and masking momentary detection dropout. StD is the guard time qualified detector output.

- **Dual Tone Detection Guard Time**

When the dual tone alert signal is detected by the CNIC2, ESt is pulled high. When the alerting signal ceases to be detected, ESt goes low.

Figure 4 shows the relationship between the St/GT, ESt and StD pins. It also shows the operation of a guard time circuit. The guard time circuit improves detection performance by rejecting detections of insufficient duration and by allowing momentary ESt dropouts once the duration criterion has been met.

The total recognition time is $t_{REC} = t_{GP} + t_{DP}$, where t_{GP} is the tone present guard time and t_{DP} is the tone present detect time (refer to timing between ESt, St/ GT and StD in Figures 15 and 18).

The total tone absent time is $t_{ABS} = t_{GA} + t_{DA}$, where t_{GA} is the tone absent guard time and t_{DA} is the tone absent detect time (refer to timing between ESt, St/ GT and StD in Figures 15 and 18).

Bellcore states that it is desirable for an off-hook capable CPE to have a CAS detector on/off switch. The switch was conceived so that a subscriber who disconnects a service that relies on CAS detection (e.g., CIDCW), but retains the CPE, can turn off the detector and not be bothered by false detection.

SW1 in Figure 4 performs the above function. In the B position, the comparator input, hence StD, is always low. The CAS detector will not be enabled and its output will not cause interrupts (except for the system power up condition described in section "Interrupt" on page 28').

BT states that the idle state tone alert signal recognition time should be no less than 20ms when

Note that signals such as dual tone alert signal, speech and DTMF tones lie in the same frequency band as FSK. They will, therefore, be demodulated and as a result, false data will be generated. To avoid demodulation of false data, an FSKen pin is provided so that the FSK demodulator may be disabled when FSK signal is not expected.

The FSK characteristics described in Table 2 have been specified in BT and Bellcore specifications. The BT signal frequencies correspond to CCITT V.23. The Bellcore frequencies correspond to Bell 202. CTA requires that the TE be able to receive both CCITT V.23 and Bell 202, as specified in the BT and Bellcore specifications. CNIC2 is compatible with both formats with no external intervention.

Item	BT	Bellcore
Mark frequency (logic 1)	1300Hz ± 1.5%	1200Hz ± 1%
Space frequency (logic 0)	2100Hz ± 1.5%	2200Hz ± 1%
Received signal level - mark	-8dBV to -40dBV (-5.78dBm to -37.78dBm)	-12dBm ^a to -32dBm
Received signal level - space	-8dBV to -40dBV	-12dBm to -36dBm
Signal level differential (twist)	up to 6dB	up to 10dB ^b
Unwanted signals	<= -20dB (300-3400Hz)	<= -25dB (200-3200Hz) ^c
Transmission rate	1200 baud ± 1%	1200 baud ± 1%
Word format	1 start bit (logic 0), 8 bit word (LSB first), 1 to 10 stop bits (logic 1)	1 start bit (logic 0), 8 bit word (LSB first), 1 stop bit (logic 1) ^d

Table 2. FSK Characteristics

- a. The signal power is expressed in dBm referenced to 600 ohm at the CPE tip/ring (A/B) interface.
- b. TR-NWT-000030, Bulletin No. 1
- c. The frequency range is specified in TR-NWT-000030.
- d. Up to 20 marks may be inserted in specific places in a single or multiple data message.

CNIC2 will meet these characteristics with its input op-amp at unity gain.

• **3-wire User Interface**

The MT8843 provides a powerful dual mode 3-wire interface so that the 8-bit data words in the demodulated FSK bit stream can be extracted without the need either for an external UART (Universal Asynchronous Receiver Transmitter) or for the TE/CPE's microcontroller to perform the UART function in software (asynchronous serial data reception). The interface is specifically designed for the 1200 baud rate and is comprised of the DATA, DCLK (data clock) and \overline{DR} (data ready) pins. Two modes (modes 0 and 1) are selectable via control of the device's MODE pin: in mode 0, data transfer is initiated by the CNIC2; in mode 1, data transfer is initiated by the external microcontroller.

Mode 0

This mode is selected when the MODE pin is low. It is the CNIC (MT8841) compatible mode where data transfer is initiated by the device.

In this mode, CNIC2 receives the FSK signal, demodulates it, and outputs the extracted data to the DATA pin (refer to Figure 12). For each received stop and start bit sequence, the CNIC2 outputs a fixed frequency clock string of 8 pulses at the DCLK pin. Each clock rising edge occurs in the centre of each DATA bit cell. DCLK is not generated for the stop and start bits. Consequently, DCLK will clock only valid data into a peripheral device such as a serial to parallel shift register or a micro-controller. CNIC2 also outputs an end of word pulse (data ready) at the \overline{DR} pin. The data ready signal indicates the reception of every 10-bit word sent from the network to the TE/CPE. This \overline{DR} signal is typically used to interrupt a micro-controller.

Mode 1

This mode is selected when the MODE pin is high. In this mode, the microcontroller supplies read pulses (DCLK) to shift the 8-bit data words out of the MT8843, onto the DATA pin. CNIC2 asserts \overline{DR} to denote the word boundary and indicate to the microprocessor that a new word has become available (refer to Figure 14).

Internally, the MT8843's demodulated data bits are sampled and stored. After the 8th bit, the word is parallel loaded into an 8 bit shift register and \overline{DR} goes low. The shift register's contents are shifted out to the DATA pin on DCLK's rising edge in the order they were received.

If DCLK begins while \overline{DR} is low, \overline{DR} will return to high upon the first DCLK. This feature allows the associated interrupt (see section on "Interrupt") to be

The crystal specification is as follows:

- Frequency: 3.579545 MHz
 - Frequency tolerance: $\pm 0.1\%$ (-40°C+85°C)
 - Resonance mode: Parallel
 - Load capacitance: 18 pF
 - Maximum series resistance: 150 ohms
 - Maximum drive level (mW): 2 mW
- e.g., CTS MP036S

Any number of MT8843 devices can be connected as shown in Figure 8 such that only one crystal is required. The connection between OSC2 and OSC1 can be D.C. coupled as shown, or the OSC1 inputs on all devices can be driven from a CMOS buffer (dc coupled) with the OSC2 outputs left unconnected.

VRef and CAP Inputs

V_{Ref} is the output of a low impedance voltage source equal to V_{DD/2} and is used to bias the input op-amp. A 0.1µF capacitor is required between CAP and V_{SS} to suppress noise on V_{Ref}.

Applications

The circuit shown in Figure 9 illustrates the use of the MT8843 (CNIC2) device in a typical CID or CLIP system. Network protection will differ depending on the market for which the product is designed.

Notes:

CNIC2 has not been fully characterized for talkoff and talkdown performance as specified in SR-TSV-002476.

For CIDCW, speech immunity improves if near end audio is cancelled from the incoming signal. One possible implementation is to connect the signal input to the 2 wire side when the CPE is on-hook and the 4 wire side when the CPE is off-hook.




Figure 9 - Application Circuit

DC Electrical Characteristics[†]

		Characteristics	Sym	Min	Max	Units	Test Conditions
8	$\overline{\text{TRIGout}}$, DCLK, DATA, DR, $\overline{\text{CD}}$, StD, Est, St/GT $\overline{\text{TRIGRC}}$, $\overline{\text{INT}}$	Output Low Sinking Current	I_{OL}	2.5		mA	$V_{OL}=0.1*V_{DD}$
9	IN+, IN-, TRIGin	Input Current	I_{in1}		1	μA	$V_{in}=V_{DD}$ or V_{SS} See Note 1
	PWDN, DCLK, MODE, FSKen		I_{in2}		10	μA	$V_{in}=V_{DD}$ or V_{SS} See Note 1
10	$\overline{\text{TRIGRC}}$	Output High-Impedance Current	I_{oz1}		1	μA	$V_{out}=V_{DD}$ or V_{SS} See Note 1
11	$\overline{\text{INT}}$		I_{oz2}		10	μA	
12	St/GT		I_{oz3}		5	μA	
13	V_{Ref}	Output Voltage	V_{Ref}	$0.5V_{DD} - 0.05$	$0.5V_{DD} + 0.05$	V	No Load
14	St/GT	Comparator Threshold Voltage	V_{TGt}	$0.5V_{DD} - 0.05$	$0.5V_{DD} + 0.05$	V	

[†] DC Electrical Characteristics are over recommended operating conditions unless otherwise stated.

Note 1 - Magnitude measurement, ignore signs.

Electrical Characteristics[†] - Gain Setting Amplifier

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Input Leakage Current	I_{IN}			1	μA	$V_{SS} \leq V_{IN} \leq V_{DD}$
2	Input Resistance	R_{in}		10		$M\Omega$	
3	Input Offset Voltage	V_{OS}			25	mV	
4	Power Supply Rejection Ratio	PSRR		40		dB	1kHz ripple on V_{DD}
5	Common Mode Rejection	CMRR		40		dB	$V_{CMmin} \leq V_{IN} \leq V_{CMmax}$
6	DC Open Loop Voltage Gain	A_{VOL}		32		dB	
7	Unity Gain Bandwidth	f_C		0.3		MHz	
8	Output Voltage Swing	V_O	0.5		$V_{DD}-0.5$	V_{pp}	Load $\geq 50k\Omega$
9	Maximum Capacitive Load (GS)	C_L			100	pF	
10	Maximum Resistive Load (GS)	R_L	50			$k\Omega$	
11	Common Mode Range Voltage	V_{CM}	1.0		$V_{DD}-1.0$	V	

[†] Electrical characteristics are over recommended operating conditions, unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FSK Detection

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Input Detection Level		-40 -37.78 10.0		-8 -5.78 398.1	dBV^a dBm^b mVrms	1
2	Transmission Rate		1188	1200	1212	baud	
3	Input Frequency Detection						
	Bell 202 1 (Mark)		1188	1200	1212	Hz	
	Bell 202 0 (Space)		2178	2200	2222	Hz	
	CCITT V.23 1 (Mark)		1280.5	1300	1319.5	Hz	
	CCITT V.23 0 (Space)		2068.5	2100	2131.5	Hz	
4	Input Noise Tolerance	SNR_{FSK}		20		dB	1,2

a. dBV = decibels above or below a reference voltage of 1Vrms.

b. dBm = decibels above or below a reference power of 1mW into 600 ohms. $0dBm = 0.7746Vrms$.

*Notes

1. Both mark and space have the same amplitude.

2. Band limited random noise (200-3400Hz). Present when FSK signal is present. Note that the BT band is 300-3400Hz, the Bellcore band is 200-3200Hz.

[†] AC Electrical Characteristics are over recommended operating conditions, unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 10 - DATA and DCLK Mode 0 Output Timing*

* $V_{HM}=0.7*V_{DD}$, $V_{LM}=0.3*V_{DD}$, $V_{CT}=0.5*V_{DD}$




Figure 11 - DR Output Timing*

* $V_{HM}=0.7*V_{DD}$, $V_{LM}=0.3*V_{DD}$, $V_{CT}=0.5*V_{DD}$




Figure 12 - Serial Data Interface Timing (MODE 0)




Figure 15 - Input and Output Timing for BT Caller Display Service (CDS), e.g., CLIP

Notes:

- By choosing $t_{GA}=15\text{ms}$, t_{ABS} will be 15-25ms so that the current wetting pulse and AC load can be applied right after the StD falling edge.
- SIN227 specifies that the AC and DC loads should be removed between 50-150ms after the end of the FSK signal, indicated by \overline{CD} returning to high. The CNIC2 may also be powered down at this time.
- FSKen should be set low when FSK is not expected to prevent the FSK demodulator from reacting to other in-band signals such as speech, tone alert signal and DTMF tones.
- $\overline{TRIGout}$ is the ring envelope during ringing.
- The total recognition time is $t_{REC} = t_{GP} + t_{DP}$ where t_{GP} is the tone present guard time and t_{DP} is the tone present detect time (refer to section "Dual Tone Detection Guard Time" on page 25 for details).
- The total tone absent time is $t_{ABS} = t_{GA} + t_{DA}$, where t_{GA} is the tone absent guard time and t_{DA} is the tone absent detect time (refer to section "Dual Tone Detection Guard Time" on page 25 for details). V_{TGI} is the comparator threshold (refer to Figure 4).




Figure 17 - Input and Output Timing for Bellcore On-hook Data Transmission Associated with Ringing, e.g., CID

Notes:

This on-hook case application is included because a CIDCW (off-hook) CPE should also be capable of receiving on-hook data transmission (with ringing) from the end office. TR-NWT-000575 specifies that CIDCW will be offered only to lines which subscribe to CID.

- 1) The CPE designer may choose to enable the CNIC2 only after the end of ringing to conserve power in a battery operated CPE. \overline{CD} is not activated by ringing.
- 2) The CPE designer may choose to set FSKen always high while the CPE is on-hook. Setting FSKen low prevents the FSK demodulator from reacting to other in-band signals such as speech, CAS or DTMF tones.
- 3) The microcontroller in the CPE powers down the CNIC2 after \overline{CD} has become inactive.
- 4) The microcontroller times out if \overline{CD} is not activated.